EP9315-IBZ Cirrus Logic Inc, EP9315-IBZ Datasheet - Page 403

• Manufacturer Part Number: EP9315-IBZ
• Description: 32-Bit Microcontroller IC
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9315-IBZ

• Controller Family/series: (ARM9)
• Core Size: 32 Bit
• A/d Converter: 12 Bits
• Supply Voltage: 3.3V
• No. Of I/o Pins: 65
• Package / Case: 352-PBGA
• Clock Frequency: 200MHz
• Core Processor: ARM9
• Speed: 200MHz
• Connectivity: EBI/EMI, EIDE, Ethernet, I²C, IrDA, Keypad/Touchscreen, PCMCIA, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LCD, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 8x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: EDB9315A-Z
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 598-1144 - KIT DEVELOPMENT EP9315 ARM9
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Details
• Other names: 598-1263

DS785UM1
10.1.9.2 Data Transfer Initiation and Termination
The DMA Controller initiates data transfer in the receive direction when:
The DMA Controller stops data transfers in the receive direction and moves onto the next
buffer when:
The DMA Controller initiates data transfers in the transmit direction when an Un-packer unit
becomes empty.
The DMA Controller stops data transfer in the transmit direction when:
Note: This refers to bytes entering the data packer and not just data transmitted over the AHB
• A packer unit becomes full
• A packer unit, dependent on the next address access, contains enough data for an
• RxEnd signal is asserted to indicate end of received data or received error.
• The number of bytes transferred from a receive peripheral reaches MAXCNTx.
• TxEnd signal is asserted to indicate that the transfer is the last in the transmit data
• TxTC signal asserted by DMA Controller to indicate to the peripheral that the transfer is
• Bursting across buffers cannot be carried out in either transmit or receive directions. The
unaligned byte/word access.
stream. Any data remaining in the Un-packer unit is considered invalid and flushed. At
this point, the Channel Status Register will be updated and next buffer defined.
the last as the byte count limit has been reached. At this point, the Channel Status
Register will be updated and next buffer defined.
reason is that buffer pairs may not be contiguous, as required by HTRANS SEQ transfer
type (where address = address of previous transfer + size in bytes).
any valid data in the receive packer to main memory. If RxEnd signals the end of
received data then all data which is present in the receive packer gets flushed to
memory. If RxEnd signals an error in receive data, and if the ICE bit (Ignore Channel
Error) is not set, then the erroneous byte is not written to memory. Only valid bytes are
written. If ICE bit is set then the erroneous byte is written to memory. The DMA will
update the Channel Status Register, generating a system interrupt which informs the
processor that a new buffer needs to be allocated, and DMA will also indicate
(NEXTBUFFER field) which pair of buffer descriptor registers (MAXCNTx, BASEx)
should be used for the next buffer.
No matter what the alignment up to now, this causes the AHB Master interface to write
bus (that is, has same effect as RxEnd signal generated by the peripheral). The DMA
Controller asserts RxTC to the peripheral to indicate this condition. The DMA will update
the Channel Status Register, generating a system interrupt, which informs the processor
that a new buffer needs to be allocated and DMA will also indicate (NEXTBUFFER field)
which pair of buffer descriptor registers (MAXCNTx, BASEx) should be used for the next
buffer.
Copyright 2007 Cirrus Logic
EP93xx User’s Guide
DMA Controller
10-9
10