MT48LC16M16A2P-7E:D Micron Technology Inc, MT48LC16M16A2P-7E:D Datasheet - Page 50

SDRAM 256MB, SMD, 48LC16, TSOP54

MT48LC16M16A2P-7E:D

Manufacturer Part Number
MT48LC16M16A2P-7E:D
Description
SDRAM 256MB, SMD, 48LC16, TSOP54
Manufacturer
Micron Technology Inc
Type
SDRAMr
Series
-r

Specifications of MT48LC16M16A2P-7E:D

Organization
16Mx16
Density
256Mb
Address Bus
15b
Access Time (max)
5.4ns
Maximum Clock Rate
143MHz
Operating Supply Voltage (typ)
3.3V
Package Type
TSOP-II
Operating Temp Range
0C to 70C
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Supply Current
135mA
Pin Count
54
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Access Time
RoHS Compliant
Memory Case Style
TSOP
No. Of Pins
54
Operating Temperature Range
0°C To +70°C
Operating Temperature Max
70°C
Operating Temperature Min
0°C
Package / Case
TSOP
Memory Type
DRAM - Synchronous
Memory Configuration
4 BLK (4M X 16)
Interface Type
LVTTL
Rohs Compliant
Yes
Format - Memory
RAM
Memory Size
256M (16Mx16)
Speed
133MHz
Interface
Parallel
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Lead Free Status / RoHS Status
Compliant
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT48LC16M16A2P-7E:D
Manufacturer:
MICRON
Quantity:
5 520
Part Number:
MT48LC16M16A2P-7E:D
Manufacturer:
MT
Quantity:
1 000
Part Number:
MT48LC16M16A2P-7E:D
Manufacturer:
MICRON
Quantity:
8 000
Part Number:
MT48LC16M16A2P-7E:D TR
Manufacturer:
MICRON
Quantity:
11 200
Part Number:
MT48LC16M16A2P-7E:D TR
Manufacturer:
AVAGO
Quantity:
6 700
Timing Diagrams
Figure 35:
PDF: 09005aef80725c0b/Source: 09005aef806fc13c
64MSDRAM_2.fm - Rev. M 10/07 EN
DQML, DQMH
COMMAND
A0–A9, A11
DQM /
BA0, BA1
CKE
A10
CLK
DQ
T = 100µs
(
(
(
)
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
Power-up:
V
CLK stable
)
)
)
)
)
)
(
)
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
DD
MIN
Initialize and Load Mode Register
and
t CKS
t CMS
Notes:
T0
NOP
t CKH
High-Z
t CMH
SINGLE BANK
t CMS
ALL BANKS
t CK
1. If CS# is HIGH at clock HIGH time, all commands applied are NOP.
2. The mode register may be loaded prior to the AUTO REFRESH cycles if desired.
3. JEDEC and PC100 specify three clocks.
4. Outputs are guaranteed High-Z after command is issued.
BANKS
PRECHARGE
ALL
T1
t CMH
t RP
Precharge
all banks
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
t CMS
Tn + 1
REFRESH
AUTO
t CMH
t CH
AUTO REFRESH
t RFC
NOP
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
NOP
50
t CL
To + 1
REFRESH
AUTO
AUTO REFRESH
Micron Technology, Inc., reserves the right to change products or specifications without notice.
t RFC
NOP
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
)
(
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
NOP
t AS
t AS
LOAD MODE
64Mb: x4, x8, x16 SDRAM
Tp + 1
REGISTER
CODE
CODE
t AH
t AH
Program Mode Register
©2000 Micron Technology, Inc. All rights reserved.
t MRD
Timing Diagrams
Tp + 2
NOP
2, 3, 4
Tp + 3
ACTIVE
BANK
ROW
ROW
DON’T CARE

Related parts for MT48LC16M16A2P-7E:D