MC68MH360AI33L Freescale Semiconductor, MC68MH360AI33L Datasheet - Page 120

• Manufacturer Part Number: MC68MH360AI33L
• Description: IC MPU QUICC 33MHZ 240-FQFP
• Manufacturer: Freescale Semiconductor

Specifications of MC68MH360AI33L

• Processor Type: M683xx 32-Bit
• Speed: 33MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 240-FQFP
• Family Name: M68xxx
• Device Core: ColdFire
• Device Core Size: 32b
• Frequency (max): 33MHz
• Instruction Set Architecture: RISC
• Supply Voltage 1 (typ): 5V
• Operating Supply Voltage (max): 5.25V
• Operating Supply Voltage (min): 4.75V
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 240
• Package Type: FQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Lead Free Status / Rohs Status: Compliant

Table 9-1 describes the fields in the time slot assignment table for receive (TSATRx) when
the MSC microcode is enabled.
V
W
Field
Time Slot 0
Time Slot 1
Time Slot 30
Time Slot 31
Table 9-1. Time Slot Assignment Table Entry Fields for Receive (MSC)
Figure 9-3. Time Slot Assignment Table Showing MSC Configuration
Valid bit—The valid bit indicates whether this time slot is valid.
0 The data in this 8-bit time slot is totally ignored and not written to any buffer.
1 The data in this 8-bit time slot is valid and written to the current buffer, pointed to by the channel
Wrap bit—Identifies the last entry in TSATTx.
0 This is not the last time slot in the frame.
1 The RISC processor wraps around and handles time slot 0 or the first 8 bits transferred from the
pointer entry, after protocol processing (for example, zero deletion in HDLC).
TSA in the next request. The next request is identified by a frame synchronization pulse.
V
V
V
V
V
V
V
Freescale Semiconductor, Inc.
For More Information On This Product,
W
W
W
W
W
W
W
Mask(0:1)
Mask(0:1)
Mask(0:1)
Mask(0:1)
Mask(0:1)
Mask(0:1)
Mask(0:1)
Go to: www.freescale.com
QMC Supplement
L
L
L
L
L
L
L
Channel Pointer
Channel Pointer
Channel Pointer
Channel Pointer
Channel Pointer
Channel Pointer
Channel Pointer
Description
Mask(2:7)
Mask(2:7)
Mask(2:7)
Mask(2:7)
Mask(2:7)
Mask(2:7)
Mask(2:7)
32 x 16