DS21FF42 Maxim Integrated Products, DS21FF42 Datasheet - Page 37

IC FRAMER T1 4X4 16CH 300-BGA

DS21FF42

Manufacturer Part Number
DS21FF42
Description
IC FRAMER T1 4X4 16CH 300-BGA
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS21FF42

Controller Type
T1 Framer
Interface
Parallel/Serial
Voltage - Supply
2.97 V ~ 3.63 V
Current - Supply
300mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
300-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21FF42
Manufacturer:
LATTRON
Quantity:
9 020
Part Number:
DS21FF42
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21FF42+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21FF42N+
Manufacturer:
Maxim Integrated
Quantity:
10 000
CCR3: COMMON CONTROL REGISTER 3 (Address=30 Hex)
RESMDM
(MSB)
TCLKSRC
SYMBOL
SYMBOL
RESMDM
TLOOP
RLOSF
RSMS
ECUS
RZSE
PDE
TCLKSRC
POSITION
POSITION
CCR2.0
CCR3.7
CCR3.6
CCR3.5
CCR3.4
CCR3.3
CCR3.2
CCR3.1
RLOSF
NAME AND DESCRIPTION
NAME AND DESCRIPTION
Receive FDL Zero Destuffer Enable. Set this bit to zero if
using the internal HDLC/BOC controller instead of the
legacy support for the FDL. See Section 19 for details.
0 = zero destuffer disabled
1 = zero destuffer enabled
Receive Elastic Store Minimum Delay Mode. See Section
17 for details.
0 = elastic stores operate at full two frame depth
1 = elastic stores operate at 32–bit depth
Transmit Clock Source Select. This function allows the
user to internally select RCLK as the clock source for the
transmit side formatter.
0 = Transmit side formatter clocked with signal applied at
TCLK pin. LOTC Mux function is operational (TCR1.7)
1 = Transmit side formatter clocked with RCLK.
Function of the RLOS/LOTC Output. Active only when
FMS = 1 (DS21Q41 emulation).
0 = Receive Loss of Sync (RLOS)
1 = Loss of Transmit Clock (LOTC)
FMS is tied to ground for the DS21FF42/DS21FT42.
RSYNC Multiframe Skip Control. Useful in framing
format conversions from D4 to ESF. This function is not
available when the receive side elastic store is enabled.
0 = RSYNC will output a pulse at every multiframe
1 = RSYNC will output a pulse at every other multiframe
note: for this bit to have any affect, the RSYNC must be set
to output multiframe pulses (RCR2.4=1 and RCR2.3=0).
Pulse Density Enforcer Enable.
0 = disable transmit pulse density enforcer
1 = enable transmit pulse density enforcer
Error Counter Update Select. See Section 12 for details.
0 = update error counters once a second
1 = update error counters every 42 ms (333 frames)
Transmit Loop Code Enable. See Section 20 for details.
0 = transmit data normally
1 = replace normal transmitted data with repeating code as
defined in TCD register
RSMS
37 of 114
PDE
ECUS
TLOOP
TESMDM
(LSB)

Related parts for DS21FF42