ADV7393BCPZ Analog Devices Inc, ADV7393BCPZ Datasheet - Page 95

IC DAC VIDEO HDTV 10BIT 40LFCSP

ADV7393BCPZ

Manufacturer Part Number
ADV7393BCPZ
Description
IC DAC VIDEO HDTV 10BIT 40LFCSP
Manufacturer
Analog Devices Inc
Type
Video Encoderr
Datasheet

Specifications of ADV7393BCPZ

Design Resources
Reconstruction Video Filter Using ADA4430-1 Amplifier After ADV7393 Video Encoder (CN0101)
Applications
Set-Top Boxes, Video Players, Displays
Voltage - Supply, Analog
2.6 V ~ 3.46 V
Voltage - Supply, Digital
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Package / Case
40-LFCSP
Input Format
Digital
Output Format
Analog
Supply Voltage Range
1.71V To 1.89V
Operating Temperature Range
-40°C To +85°C
Tv / Video Case Style
LFCSP
No. Of Pins
40
Msl
MSL 1 - Unlimited
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
ADV7393-DBRDZ - BOARD EVAL FOR ADV7393EVAL-ADV7393EBZ - BOARD EVAL FOR ADV7393 ENCODER
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADV7393BCPZ
Manufacturer:
SIEMENS
Quantity:
101
Part Number:
ADV7393BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADV7393BCPZ-3
Manufacturer:
ADI
Quantity:
302
Part Number:
ADV7393BCPZ-3
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADV7393BCPZ3
Manufacturer:
OSRAM
Quantity:
4 298
Table 78. 16-Bit 525i RGB In, CVBS/Y-C Out
Subaddress
0x17
0x00
0x01
0x80
0x82
0x87
0x88
0x8A
Table 79. 16-Bit 525i RGB In, RGB Out
Subaddress
0x17
0x00
0x01
0x02
0x80
0x82
0x87
0x88
0x8A
Table 80. 8-Bit NTSC Square Pixel YCrCb In (EAV/SAV),
CVBS/Y-C Out
Subaddress
0x17
0x00
0x01
0x80
0x82
0x8C
0x8D
0x8E
0x8F
Setting
0x02
0x1C
0x00
0x10
0xCB
0x80
0x10
0x0C
Setting
0x02
0x1C
0x00
0x10
0x10
0xC9
0x80
0x10
0x0C
Setting
0x02
0x1C
0x10
0x00
0x10
0xDB
0x55
0x55
0x55
0x25
Description
Software reset.
All DACs enabled. PLL enabled (16×).
SD input mode.
NTSC standard. SSAF luma filter
enabled. 1.3 MHz chroma filter enabled.
Pixel data valid. CVBS/Y-C (S-Video) out.
SSAF PrPb filter enabled. Active video
edge control enabled. Pedestal enabled.
RGB input enabled.
16-bit RGB input enabled.
Timing Mode 2 (slave). HSYNC/VSYNC
synchronization.
Description
Software reset.
All DACs enabled. PLL enabled (16×).
SD input mode.
RGB output enabled. RGB output sync
enabled.
NTSC standard. SSAF luma filter
enabled. 1.3 MHz chroma filter enabled.
Pixel data valid. RGB out. SSAF PrPb
filter enabled. Active video edge
control enabled. Pedestal enabled.
RGB input enabled.
16-bit RGB input enabled.
Timing Mode 2 (slave). HSYNC/VSYNC
synchronization.
Description
Software reset
All DACs enabled. PLL enabled (16×).
WLCSP required.
SD input mode.
NTSC standard. SSAF luma filter
enabled. 1.3 MHz chroma filter enabled.
Pixel data valid. CVBS/Y-C (S-Video)
out. SSAF PrPb filter enabled. Active
video edge control enabled. Pedestal
enabled. Square pixel mode enabled.
Subcarrier frequency register values
for CVBS and/or S-Video (Y-C) output in
NTSC square pixel mode (24.5454 MHz
input clock).
Rev. B | Page 95 of 108
Table 81. 16-Bit NTSC Square Pixel RGB In, CVBS/Y-C Out
Subaddress
0x17
0x00
0x01
0x80
0x82
0x87
0x88
0x8A
0x8C
0x8D
0x8E
0x8F
Table 82. 8-Bit 625i YCrCb In (EAV/SAV), YPrPb Out
Subaddress
0x17
0x00
0x01
0x80
0x82
Table 83. 8-Bit 625i YCrCb In (EAV/SAV), CVBS/Y-C Out
Subaddress
0x17
0x00
0x01
0x80
0x82
0x8C
0x8D
0x8E
0x8F
ADV7390/ADV7391/ADV7392/ADV7393
Setting
0x02
0x1C
0x00
0x10
0xDB
0x80
0x10
0x0C
0x55
0x55
0x55
0x25
Setting
0x02
0x1C
0x00
0x11
0xC1
Setting
0x02
0x1C
0x10
0x00
0x11
0xC3
0xCB
0x8A
0x09
0x2A
Description
Software reset.
All DACs enabled. PLL enabled (16×).
SD input mode.
NTSC standard. SSAF luma filter
enabled. 1.3 MHz chroma filter enabled.
Pixel data valid. CVBS/Y-C (S-Video) out.
SSAF PrPb filter enabled. Active video
edge control enabled. Pedestal
enabled. Square pixel mode enabled.
RGB input enabled.
16-bit RGB input enabled.
Timing Mode 2 (slave). HSYNC/VSYNC
synchronization.
Subcarrier frequency register values
for CVBS and/or S-Video (Y-C) output in
NTSC square pixel mode (24.5454 MHz
input clock).
Description
Software reset.
All DACs enabled. PLL enabled (16×).
SD input mode.
PAL standard. SSAF luma filter enabled.
1.3 MHz chroma filter enabled.
Pixel data valid. YPrPb out. SSAF PrPb
filter enabled. Active video edge
control enabled.
Description
Software reset.
All DACs enabled. PLL enabled (16×).
WLCSP required.
SD input mode.
PAL standard. SSAF luma filter enabled.
1.3 MHz chroma filter enabled.
Pixel data valid. CVBS/Y-C (S-Video)
out. SSAF PrPb filter enabled. Active
video edge control enabled.
Subcarrier frequency register values
for CVBS and/or S-Video (Y-C) output
in PAL mode (27 MHz input clock).

Related parts for ADV7393BCPZ