ISP1362BD NXP Semiconductors, ISP1362BD Datasheet - Page 13

no-image

ISP1362BD

Manufacturer Part Number
ISP1362BD
Description
USB Interface IC USB OTG CONTROLLER
Manufacturer
NXP Semiconductors
Datasheet

Specifications of ISP1362BD

Operating Supply Voltage
3 V to 3.6 V
Lead Free Status / Rohs Status
 Details
Other names
ISP1362BD,157

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1362BD
Manufacturer:
NXP
Quantity:
672
Part Number:
ISP1362BD
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
ISP1362BD
Quantity:
191
Part Number:
ISP1362BDFA
Manufacturer:
STE
Quantity:
5
Part Number:
ISP1362BDFA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1362BDTM
Manufacturer:
NANYA
Quantity:
1 001
Part Number:
ISP1362BDTM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
NXP Semiconductors
7. Functional description
ISP1362_5
Product data sheet
7.1 On-The-Go (OTG) controller
7.2 Advanced NXP Slave Host Controller
7.3 NXP Peripheral Controller
7.4 Phase-Locked Loop (PLL) clock multiplier
7.5 USB and OTG transceivers
7.6 Overcurrent protection
7.7 Bus interface
7.8 Peripheral Controller and Host Controller buffer memory
The OTG Controller provides all the control, monitoring and switching functions required
in OTG operations.
The advanced NXP Slave Host Controller is designed for highly optimized USB host
functionality. Many advanced features are integrated to fully utilize the USB bandwidth. A
number of tasks are performed at the hardware level. This reduces the requirement on the
microprocessor and thus speeds up the system.
The NXP Peripheral Controller is a high performance USB device with up to 14
programmable endpoints. These endpoints can be configured as double-buffered
endpoints to further enhance the throughput.
A 12 MHz-to-48 MHz clock multiplier PLL is integrated on-chip. This allows the use of a
low-cost 12 MHz crystal that also minimizes ElectroMagnetic Interference (EMI) because
of low frequency. No external components are required for the operation of PLL.
The integrated transceivers (for typical downstream port) directly interface to the USB
connectors (type A) and cables through some termination resistors. The transceiver is
compliant with
The ISP1362 has a built-in overcurrent protection circuitry. This feature monitors the
current drawn on the downstream V
the current threshold. The built-in overcurrent protection feature can be used when the
port acts as a host port.
The bus interface connects the microprocessor to the USB host and the USB device,
allowing fast and easy access to both.
4096 bytes (host) and 2462 bytes (device) of built-in memory provide sufficient space for
the buffering of USB traffic. Memory in the Host Controller is addressable by using the fast
and versatile direct addressing method.
Ref. 2 “Universal Serial Bus Specification Rev.
Rev. 05 — 8 May 2007
BUS
and switches off V
Single-chip USB OTG Controller
BUS
2.0”.
when the current exceeds
© NXP B.V. 2007. All rights reserved.
ISP1362
12 of 152

Related parts for ISP1362BD