ISP1362BD NXP Semiconductors, ISP1362BD Datasheet - Page 77

no-image

ISP1362BD

Manufacturer Part Number
ISP1362BD
Description
USB Interface IC USB OTG CONTROLLER
Manufacturer
NXP Semiconductors
Datasheet

Specifications of ISP1362BD

Operating Supply Voltage
3 V to 3.6 V
Lead Free Status / Rohs Status
 Details
Other names
ISP1362BD,157

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1362BD
Manufacturer:
NXP
Quantity:
672
Part Number:
ISP1362BD
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
ISP1362BD
Quantity:
191
Part Number:
ISP1362BDFA
Manufacturer:
STE
Quantity:
5
Part Number:
ISP1362BDFA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1362BDTM
Manufacturer:
NANYA
Quantity:
1 001
Part Number:
ISP1362BDTM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
NXP Semiconductors
Table 45.
ISP1362_5
Product data sheet
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
HcInterruptDisable register: bit allocation
14.2.1 HcFmInterval register (R/W: 0Dh/8Dh)
reserved
14.2 HC frame counter registers
R/W
MIE
31
23
15
0
7
-
-
-
-
-
-
Table 46.
The HcFmInterval register (bit allocation:
the bit time interval in a frame between two consecutive SOFs. In addition, it contains a
15-bit value, indicating the full-speed maximum packet size that the Host Controller may
transmit or receive without causing a scheduling overrun. The HCD may carry out minor
Bit
31
30 to 7
6
5
4
3
2
1
0
RHSC
R/W
30
22
14
6
0
-
-
-
-
-
-
HcInterruptDisable register: bit description
Symbol
MIE
-
RHSC
FNO
UE
RD
SF
-
SO
FNO
R/W
29
21
13
5
0
-
-
-
-
-
-
Rev. 05 — 8 May 2007
Description
Logic 0 is ignored by the Host Controller. Logic 1 disables interrupt
generation. This field is set after a hardware or software reset.
reserved
0 — ignore
1 — disable interrupt generation because of root hub status change
0 — ignore
1 — disable interrupt generation because of frame number overflow
0 — ignore
1 — disable interrupt generation because of unrecoverable error
0 — ignore
1 — disable interrupt generation because of resume detect
0 — ignore
1 — disable interrupt generation because of start-of-frame
reserved
0 — ignore
1 — disable interrupt generation because of scheduling overrun
R/W
UE
28
20
12
4
0
-
-
-
-
-
-
reserved
reserved
Table
reserved
R/W
RD
27
19
11
3
0
-
-
-
-
-
-
47) contains a 14-bit value that indicates
Single-chip USB OTG Controller
R/W
SF
26
18
10
2
0
-
-
-
-
-
-
reserved
25
17
9
1
-
-
-
-
-
-
-
-
© NXP B.V. 2007. All rights reserved.
ISP1362
R/W
SO
76 of 152
24
16
8
0
0
-
-
-
-
-
-

Related parts for ISP1362BD