AT32UC3A464S Atmel Corporation, AT32UC3A464S Datasheet - Page 299

• Manufacturer Part Number: AT32UC3A464S
• Manufacturer: Atmel Corporation

Specifications of AT32UC3A464S

• Flash (kbytes): 64 Kbytes
• Pin Count: 100
• Max. Operating Frequency: 66 MHz
• Cpu: 32-bit AVR
• Hardware Qtouch Acquisition: No
• Usb Transceiver: 1
• Usb Speed: Hi-Speed
• Usb Interface: Device + OTG
• Spi: 6
• Twi (i2c): 2
• Uart: 4
• Ssc: 1
• Sd / Emmc: 2
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 10
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: AES
• Sram (kbytes): 128
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 3.0 to 3.6
• Operating Voltage (vcc): 3.0 to 3.6
• Fpu: No
• Mpu / Mmu: Yes / No
• Timers: 6
• Output Compare Channels: 6
• Input Capture Channels: 6
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

18.7.17
Name:
Access Type:
Offset:
Reset Value:
• MON1CH: Performance Monitor Channel 1
• MON0CH: Performance Monitor Channel 0
• CH1RES: Performance Channel 1 Counter Reset
• CH0RES: Performance Channel 0 Counter Reset
• CH1OF: Channel 1 Overflow Freeze
• CH1OF: Channel 0 Overflow Freeze
• CH1EN: Performance Channel 1 Enable
• CH0EN: Performance Channel 0 Enable
32072G–11/2011
31
23
15
7
-
-
-
-
The PDCA channel number to monitor with counter n
Due to performance monitor hardware resource sharing, the two performance monitor channels should NOT be programmed to
monitor the same PDCA channel. This may result in UNDEFINED monitor behavior.
Writing a zero to this bit has no effect.
Writing a one to this bit will reset the counter in the channel specified in MON1CH.
This bit always reads as zero.
Writing a zero to this bit has no effect.
Writing a one to this bit will reset the counter in the channel specified in MON0CH.
This bit always reads as zero.
0: The performance channel registers are reset if DATA or STALL overflows.
1: All performance channel registers are frozen just before DATA or STALL overflows.
0: The performance channel registers are reset if DATA or STALL overflows.
1: All performance channel registers are frozen just before DATA or STALL overflows.
0: Performance channel 1 is disabled.
1: Performance channel 1 is enabled.
0: Performance channel 0 is disabled.
1: Performance channel 0 is enabled.
Performance Control Register
30
22
14
6
-
-
-
-
PCONTROL
Read/Write
0x800
0x00000000
CH1OF
29
21
13
5
-
CH0OF
28
20
12
4
-
27
19
11
3
-
-
MON1CH
MON0CH
26
18
10
2
-
-
CH1RES
CH1EN
25
17
9
1
CH0RES
CH0EN
24
16
8
0
299