ATxmega128A1 Atmel Corporation, ATxmega128A1 Datasheet - Page 269

• Manufacturer Part Number: ATxmega128A1
• Manufacturer: Atmel Corporation

Specifications of ATxmega128A1

• Flash (kbytes): 128 Kbytes
• Pin Count: 100
• Max. Operating Frequency: 32 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 78
• Ext Interrupts: 78
• Usb Speed: No
• Usb Interface: No
• Spi: 12
• Twi (i2c): 4
• Uart: 8
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 16
• Adc Resolution (bits): 12
• Adc Speed (ksps): 2000
• Analog Comparators: 4
• Resistive Touch Screen: No
• Dac Channels: 4
• Dac Resolution (bits): 12
• Temp. Sensor: Yes
• Crypto Engine: AES/DES
• Sram (kbytes): 8
• Eeprom (bytes): 2048
• Self Program Memory: YES
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: No
• Picopower: Yes
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.6 to 3.6
• Operating Voltage (vcc): 1.6 to 3.6
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 8
• Output Compare Channels: 24
• Input Capture Channels: 24
• Pwm Channels: 24
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

24.3.2
24.3.3
24.4
8077H–AVR–12/09
I/O Pin Configuration
Address Size
Chip Select as Address Lines
The base address associated with each chip select must be on a 4 Kbyte boundary, i.e to
address 0, 4096, 8192 etc.
The address size selects how many bits of the address that should be compared when generat-
ing a chip select. The address size can be anything from 256 bytes to 16M bytes. If the address
space is set to anything larger than 4K bytes, the base address must be on a boundary equal to
the address space. With 1M byte address space for a chip select, the base address must be on
a 0, 1M byte, 2M byte etc. boundary.
If the EBI is configured so that if the address spaces overlap, the internal memory space have
priority, followed by Chip Select 0 (CS0), CS1, CS2 and CS3.
If one or more Chip Select lines are unused, they can in some combinations be used as address
lines instead. This can enable larger external memory or external CS generation. Each column
in
able on unused chip select lines (Ann). Column four shows that all four CS lines are used as
address lines when only CS3 is enabled, and this is for SDRAM configuring.
Figure 24-1. Chip Select and address line combinations
When the EBI is enabled it will override the direction and/or value for the I/O pins where the EBI
lines are placed. The EBI will override the direction and value for the I/O pins where the EBI data
lines are placed. The EBI will only override value, but not direction for the I/O pins where the EBI
address and control lines are placed. These I/O pins must be configured to output when the EBI
is used. I/O pins for unused EBI address and control lines can be used as normal I/O pins or for
other alternate functions on the pins.
For control signals that are active-low, the pin output value should be set to one (high). For con-
trol signals that are active-high, pin output value should be set to zero (low). Address lines does
not requires specific pin output value configuration. The Chip Select lines should have pull-up
resistors to ensure that these are kept high during power-on and reset. If a Chip Select line is
active-high, a pull-down should be used instead of a pull-up.
For more details on I/O pin configuration refer to
Figure 24-1 on page 269
shows enabled chip select lines (CSn), and the address lines avail-
CS3
CS2
CS1
CS0
CS3
CS2
CS1
A16
Section 13. on page
CS3
CS2
A17
A16
A19
A18
A17
A16
129.
XMEGA A
269