pnx1700 NXP Semiconductors, pnx1700 Datasheet - Page 144

no-image

pnx1700

Manufacturer Part Number
pnx1700
Description
Connected Media Processor
Manufacturer
NXP Semiconductors
Datasheet
Philips Semiconductors
Volume 1 of 1
PNX17XX_SER_1
Preliminary data sheet
Figure 1:
RESET_IN_N
POR_IN_N
Reset Module Block Diagram
2.1 RESET_IN_N or POR_IN_N?
Reset module
Watch Dog Timer
Interrupt Counter
Figure 1
PNX17xx Series system.
POR_IN_N is meant to be used at power up of the system. By asserting this pin low
as soon as the power sequencing starts ensures limited (if not none) contentions
inside the PNX17xx Series system as well as the PNX17xx Series pin level.
Furthermore by resetting the JTAG state machine the POR_IN_N signal ensures the
PNX17xx Series pins start with the correct mode. This is the cold reset and must
always be connected.
RESET_IN_N is complementary to the POR_IN_N signal and could be referenced as
the warm reset. A typical application where the feature can be used is a system board
where the JTAG boundary scan is to be used to reset PNX17xx Series without
executing a full power down and up sequence. In this case the PNX17xx Series JTAG
state machine should not be reset. Since all PNX17xx Series pins can become
outputs in boundary scan mode it is possible to assert a 0 on the RESET_IN_N pin
while the PNX17xx Series system is still under the control of the internal JTAG state
machine. This pin may not be connected at board level.
RST_CAUSE
Bus Interface
RST_CTL
Registers
shows an overview of the Reset module connections to the remaining of the
sys_rst_out_n
(to off-chip
devices)
Rev. 1 — 17 March 2006
peri_rst_n
DCS Bus
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Test block
TM5250
int_rst_n
Module 2
Module N
Module 1
int_rst1_n
int_rst2_n
int_rst_n
int_rst_n
jtag_rst_n
PNX17xx Series
Chapter 4: Reset
4-3

Related parts for pnx1700