TTSV02622V2-DB AGERE [Agere Systems], TTSV02622V2-DB Datasheet - Page 19
TTSV02622V2-DB
Manufacturer Part Number
TTSV02622V2-DB
Description
STS-24 Backplane Transceiver
Manufacturer
AGERE [Agere Systems]
Datasheet
1.TTSV02622V2-DB.pdf
(64 pages)
- Current page: 19 of 64
- Download datasheet (2Mb)
June 2003
Agere Systems Inc.
Architecture
The alignment FIFO allows the transfer of all data to the system clock. The FIFO sync block allows the system to
be configured to allow the frame alignment of multiple slightly varying data streams (see the FIFO Sync Subblock
(Backplane to Line) section on page 28).
The pointer mover (see the Pointer Mover Subblock (Backplane to Line) section on page 28) is responsible for
mapping incoming frames to line frames. The pointer mover is a pseudo SONET implementation which is
streamlined wherever possible to minimize gate count and complexity. As a result, it is only capable of correcting
single bit, nonrepeating pointer errors. This pointer mover (i.e., interpreter, elastic store, and generator) will be
capable of handling intra STS-12 concatenation as well as inter STS-12 concatenation as long as the STS-12
streams are frame aligned.
Powerdown Mode
Powerdown mode should be entered when the corresponding channel is disabled. Channels can be independently
enabled or disabled under software control.
Note: The EXT PROT SW FUNC is low for STS-12 mode.
When a channel is disabled, the disabled channel of the clock and data recovery module is powered down, as well
as the LVDS buffers and TTL buffers for that channel. When all channels are powered down, PLL in the CDR mod-
ule is also powered down.
In addition, a pin has been added to enable the LVDS pins during boundary scan. This pin should be pulled high on
the board for functional operation.
(continued)
Figure 6. Interconnect of Streams for FIFO Alignment
STREAM A
STREAM B
STS-12
STS-12
TTSV02622 STS-24 Backplane Transceiver
SYNC
FIFO
19
Related parts for TTSV02622V2-DB
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Power Modules DC/DC Converters
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad differential driver. Intern. term. none. Surge-protection no.
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
InGaAs Avalanche Photodetector
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Ringing Access Switch
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad differential receiver
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
ORCA feild-programmable gate array. Voltage 3.3 V.
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad differential driver. Intern. term. none. Surge-protection no.
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad Differential Line Receivers
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
4096-channel, 32-highway time-slot interchager
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
QUAD-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX
Manufacturer:
Agere Systems
Datasheet: