M37542F8FP#U0 Renesas Electronics America, M37542F8FP#U0 Datasheet - Page 66
M37542F8FP#U0
Manufacturer Part Number
M37542F8FP#U0
Description
IC 740 MCU FLASH 32K 36SSOP
Manufacturer
Renesas Electronics America
Series
740/38000r
Datasheet
1.M37542F8FPU0.pdf
(124 pages)
Specifications of M37542F8FP#U0
Core Processor
740
Core Size
8-Bit
Speed
8MHz
Connectivity
SIO, UART/USART
Peripherals
WDT
Number Of I /o
29
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.2 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
36-SSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
7542 Group
Fig. 82 Block diagram of internal clock generating circuit (for ceramic resonator)
Fig. 83 Block diagram of internal clock generating circuit (for RC oscillation)
Rev.3.03
REJ03B0006-0303
Interrupt disable flag l
Jul 11, 2008
Interrupt request
X
Interrupt disable flag l
OUT
On-chip oscillator
On-chip oscillator
Q
Q
Interrupt request
On-chip oscillator mode
R
S
R
S
RING
X
IN
Delay
Note:
Reset
(Note)
Page 64 of 117
STP instruction
STP instruction
Although a feed-back resistor exists on-chip, an external feed-back resistor
may be needed depending on conditions.
X
Reset
1/2
OUT
X
Clock division ratio selection bits
Middle-, high-, double-speed mode
IN
1/2
1/4
On-chip
oscillator
mode
1/4
Clock division ratio selection bits
Middle-, high-, double-speed mode
1/16
1/2
1/16
R
OSC
R
R
R
1/2
OSC
OSC
OSC
/128
1/4
/2
/1
/8
instruction
R
Double-speed mode
OSC
R
R
On-chip oscillator division
ratio selection bits
R
instruction
High-speed mode
OSC
OSC
OSC
1/4
Middle-speed mode
/128
WIT
On-chip oscillator
mode
/2
/1
1/2
/8
Double-speed mode
WIT
High-speed mode
On-chip oscillator division
ratio selection bits
S
R
Clock division
ratio selection bits
On-chip oscillator
mode
1/2
Prescaler 1
R
S
Q
Q
Middle-speed mode
Prescaler 1
Q
Clock division
ratio selection bits
Timer 1
S
R
STP instruction
Timing φ
(Internal
clock)
Q
RESET
S
R
Timer 1
Timing φ
(Internal clock)
STP instruction
RESET