PIC16LF819T-I/SO Microchip Technology, PIC16LF819T-I/SO Datasheet - Page 262
![IC MCU FLASH 2KX14 EEPROM 18SOIC](/photos/6/76/67656/150-18-soic_sml.jpg)
PIC16LF819T-I/SO
Manufacturer Part Number
PIC16LF819T-I/SO
Description
IC MCU FLASH 2KX14 EEPROM 18SOIC
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheets
1.PIC16LF627A-IP.pdf
(8 pages)
2.PIC16F818-ISO.pdf
(6 pages)
3.PIC16F818-ISO.pdf
(8 pages)
4.PIC16F818-ISO.pdf
(8 pages)
5.PIC18F2450-ISO.pdf
(324 pages)
Specifications of PIC16LF819T-I/SO
Core Processor
PIC
Core Size
8-Bit
Speed
10MHz
Connectivity
I²C, SPI
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
16
Program Memory Size
3.5KB (2K x 14)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 5x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
18-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16LF819T-I/SO
Manufacturer:
MITSUBISHI
Quantity:
330
Part Number:
PIC16LF819T-I/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
- PIC16LF627A-IP PDF datasheet
- PIC16F818-ISO PDF datasheet #2
- PIC16F818-ISO PDF datasheet #3
- PIC16F818-ISO PDF datasheet #4
- PIC18F2450-ISO PDF datasheet #5
- Current page: 262 of 324
- Download datasheet (6Mb)
PIC18F2450/4450
19.2.3
In addition to eight new commands in the extended set,
enabling the extended instruction set also enables
Indexed Literal Offset Addressing mode (Section 5.6.1
“Indexed Addressing with Literal Offset”). This has
a significant impact on the way that many commands of
the standard PIC18 instruction set are interpreted.
When the extended set is disabled, addresses
embedded in opcodes are treated as literal memory
locations: either as a location in the Access Bank
(‘a’ = 0) or in a GPR bank designated by the BSR
(‘a’ = 1). When the extended instruction set is enabled
and ‘a’ = 0, however, a file register argument of 5Fh or
less is interpreted as an offset from the pointer value in
FSR2 and not as a literal address. For practical
purposes, this means that all instructions that use the
Access RAM bit as an argument – that is, all byte-
oriented and bit-oriented instructions, or almost half of
the core PIC18 instructions – may behave differently
when the extended instruction set is enabled.
When the content of FSR2 is 00h, the boundaries of the
Access RAM are essentially remapped to their original
values. This may be useful in creating backward
compatible code. If this technique is used, it may be
necessary to save the value of FSR2 and restore it
when moving back and forth between C and assembly
routines in order to preserve the Stack Pointer. Users
must also keep in mind the syntax requirements of the
extended
“Extended Instruction Syntax with Standard PIC18
Commands”).
Although the Indexed Literal Offset Addressing mode
can be very useful for dynamic stack and pointer
manipulation, it can also be very annoying if a simple
arithmetic operation is carried out on the wrong
register. Users who are accustomed to the PIC18
programming must keep in mind that, when the
extended instruction set is enabled, register addresses
of 5Fh or less are used for Indexed Literal Offset
Addressing.
Representative examples of typical byte-oriented and
bit-oriented instructions in the Indexed Literal Offset
Addressing mode are provided on the following page to
show how execution is affected. The operand
conditions shown in the examples are applicable to all
instructions of these types.
DS39760D-page 260
Note:
Enabling
extension may cause legacy applications
to behave erratically or fail entirely.
BYTE-ORIENTED AND
BIT-ORIENTED INSTRUCTIONS IN
INDEXED LITERAL OFFSET MODE
instruction
the
set
PIC18
(see
Section 19.2.3.1
instruction
set
19.2.3.1
When the extended instruction set is enabled, the file
register argument, ‘f’, in the standard byte-oriented and
bit-oriented commands is replaced with the literal offset
value, ‘k’. As already noted, this occurs only when ‘f’ is
less than or equal to 5Fh. When an offset value is used,
it must be indicated by square brackets (“[ ]”). As with
the extended instructions, the use of brackets indicates
to the compiler that the value is to be interpreted as an
index or an offset. Omitting the brackets, or using a
value greater than 5Fh within brackets, will generate an
error in the MPASM Assembler.
If the index argument is properly bracketed for Indexed
Literal Offset Addressing mode, the Access RAM
argument is never specified; it will automatically be
assumed to be ‘0’. This is in contrast to standard
operation (extended instruction set disabled) when ‘a’
is set on the basis of the target address. Declaring the
Access RAM bit in this mode will also generate an error
in the MPASM Assembler.
The destination argument, ‘d’, functions as before.
In the latest versions of the MPASM assembler,
language support for the extended instruction set must
be explicitly invoked. This is done with either the
command line option, /y, or the PE directive in the
source listing.
19.2.4
It is important to note that the extensions to the
instruction set may not be beneficial to all users. In
particular, users who are not writing code that uses a
software stack may not benefit from using the
extensions to the instruction set.
Additionally, the Indexed Literal Offset Addressing
mode may create issues with legacy applications
written to the PIC18 assembler. This is because
instructions in the legacy code may attempt to address
registers in the Access Bank below 5Fh. Since these
addresses are interpreted as literal offsets to FSR2
when the instruction set extension is enabled, the
application may read or write to the wrong data
addresses.
When porting an application to the PIC18F2450/4450,
it is very important to consider the type of code. A large,
re-entrant application that is written in ‘C’ and would
benefit from efficient compilation will do well when
using the instruction set extensions. Legacy applica-
tions that heavily use the Access Bank will most likely
not benefit from using the extended instruction set.
CONSIDERATIONS WHEN
ENABLING THE EXTENDED
INSTRUCTION SET
Extended Instruction Syntax with
Standard PIC18 Commands
© 2008 Microchip Technology Inc.
Related parts for PIC16LF819T-I/SO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![PIC16LF819-I/SO](/photos/6/76/67656/150-18-soic_tmb.jpg)
Part Number:
Description:
IC MCU FLASH 2KX14 EEPROM 18SOIC
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF819-I/SS](/photos/6/58/65895/150-20-ssop_tmb.jpg)
Part Number:
Description:
IC MCU FLASH 2KX14 EEPROM 20SSOP
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF819-I/ML](/photos/6/81/68120/150-28-qfn_tmb.jpg)
Part Number:
Description:
IC MCU FLASH 2KX14 EEPROM 28QFN
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF819-I/SOTSL](/photos/6/76/67656/150-18-soic_tmb.jpg)
Part Number:
Description:
IC PIC MCU FLASH 2KX14 18SOIC
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF819-I/MLTSL](/photos/6/81/68120/150-28-qfn_tmb.jpg)
Part Number:
Description:
IC PIC MCU FLASH 2KX14 28QFN
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF819-I/SSTSL](/photos/6/58/65895/150-20-ssop_tmb.jpg)
Part Number:
Description:
IC,MICROCONTROLLER,8-BIT,PIC CPU,CMOS,SSOP,20PIN,PLASTIC
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF819-I/P](/photos/6/76/67657/18-dip_300mil__tmb.jpg)
Part Number:
Description:
IC MCU FLASH 2KX14 EEPROM 18DIP
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF819-I/SOG](/photos/6/76/67656/150-18-soic_tmb.jpg)
Part Number:
Description:
IC MCU FLASH 2KX14 18SOIC
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF819-I/SSG](/photos/6/58/65895/150-20-ssop_tmb.jpg)
Part Number:
Description:
IC PIC MCU FLASH 2KX14 20SSOP
Manufacturer:
Microchip Technology
![PIC16LF819-I/PTSL](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
IC,MICROCONTROLLER,8-BIT,PIC CPU,CMOS,DIP,18PIN,PLASTIC
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1827-I/ML](/photos/6/81/68120/150-28-qfn_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1827-I/MV](/photos/12/13/121305/c04-152_mv_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1827-I/P](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 32MHZ, DIP-18
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF874A-I/PT](/photos/6/82/68251/c04-076_pt_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 20MHZ, TQFP-44
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1827-I/MQ](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
7 KB Flash, 384 Bytes RAM, 32 MHz Int. Osc, 16 I/0, Enhanced Mid Range Core, Nan
Manufacturer:
Microchip Technology