PIC18F4431-I/ML Microchip Technology, PIC18F4431-I/ML Datasheet - Page 72

• Manufacturer Part Number: PIC18F4431-I/ML
• Description: IC PIC MCU FLASH 8KX16 44QFN
• Manufacturer: Microchip Technology
• Series: PIC® 18Fr

Specifications of PIC18F4431-I/ML

• Core Size: 8-Bit
• Program Memory Size: 16KB (8K x 16)
• Core Processor: PIC
• Speed: 40MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, LVD, Power Control PWM, QEI, POR, PWM, WDT
• Number Of I /o: 36
• Program Memory Type: FLASH
• Eeprom Size: 256 x 8
• Ram Size: 768 x 8
• Voltage - Supply (vcc/vdd): 4.2 V ~ 5.5 V
• Data Converters: A/D 9x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 44-QFN
• Controller Family/series: PIC18
• No. Of I/o's: 36
• Eeprom Memory Size: 256Byte
• Ram Memory Size: 768Byte
• Cpu Speed: 40MHz
• No. Of Timers: 4
• Processor Series: PIC18F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 768 B
• Interface Type: EUSART, I2C, SPI, SSP
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 36
• Number Of Timers: 1 x 8
• Operating Supply Voltage: 2 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, ICE4000, DV164136
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 9 bit
• Package: 44QFN EP
• Device Core: PIC
• Family Name: PIC18
• Maximum Speed: 40 MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: XLT44QFN2 - SOCKET TRAN ICE 44QFN/40DIPAC164322 - MODULE SOCKET MPLAB PM3 28/44QFN444-1001 - DEMO BOARD FOR PICMICRO MCU
• Lead Free Status / Rohs Status: Details

PIC18F2331/2431/4331/4431
TABLE 5-2:
DS39616C-page 70
EEADR
EEDATA
EECON2
EECON1
IPR3
PIR3
PIE3
IPR2
PIR2
PIE2
IPR1
PIR1
PIE1
OSCTUNE
ADCON3
ADCHS
TRISE
TRISD
TRISC
TRISB
TRISA
PR5H
PR5L
LATE
LATD
LATC
LATB
LATA
TMR5H
TMR5L
PORTE
PORTD
PORTC
PORTB
PORTA
PTCON0
PTCON1
PTMRL
PTMRH
PTPERL
PTPERH
Legend:
Note 1:
File Name
(5)
(5)
(5)
(5)
2:
3:
4:
5:
6:
(5)
x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented.
RA6 and associated bits are configured as port pins in RCIO, ECIO and INTIO2 (with port function on RA6) Oscillator modes only and read
‘0’ in all other oscillator modes.
RA7 and associated bits are configured as port pins in INTIO2 Oscillator mode only and read ‘0’ in all other modes.
Bit 21 of the PC is only available in Test mode and Serial Programming modes.
If PBADEN = 0, PORTB<4:0> are configured as digital inputs and read unknown, and if PBADEN = 1, PORTB<4:0> are configured as
analog inputs and read ‘0’ following a Reset.
These registers and/or bits are not implemented on the PIC18F2331/2431 devices and read as ‘0’.
The RE3 port bit is only available when MCLRE fuse (CONFIG3H<7>) is programmed to ‘0’; otherwise, RE3 reads ‘0’. This bit is read-only.
EEPROM Address Register
EEPROM Data Register
EEPROM Control Register 2 (not a physical register)
PORTD Data Direction Register
PORTC Data Direction Register
PORTB Data Direction Register
Timer5 Period Register High Byte
Timer5 Period Register Low Byte
LATD Data Output Register
LATC Data Output Register
LATB Data Output Register
Timer5 Register High Byte
Timer5 Register Low Byte
PWM Time Base Register (lower 8 bits)
PWM Time Base Period Register (lower 8 bits)
TRISA7
GDSEL1
LATA7
PTOPS3
OSCFIP
OSCFIF
OSCFIE
EEPGD
ADRS1
RA7
PTEN
Bit 7
RD7
RC7
RB7
—
—
—
—
—
—
—
—
—
—
(2)
REGISTER FILE SUMMARY (PIC18F2331/2431/4331/4431) (CONTINUED)
(2)
(2)
TRISA6
GDSEL0
LATA6
PTOPS2
ADRS0
RA6
PTDIR
CFGS
ADIP
ADIE
Bit 6
ADIF
RD6
RC6
RB6
—
—
—
—
—
—
—
—
—
—
(1)
(1)
UNUSED
UNUSED
(1)
PORTA Data Direction Register
LATA Data Output Register
GBSEL1
PTOPS1
TUN5
RCIP
RCIE
Bit 5
RCIF
RD5
RC5
RB5
RA5
—
—
—
—
—
—
—
—
—
—
—
—
PTOPS0
GBSEL0
SSRC4
FREE
TUN4
Bit 4
PTIP
PTIE
EEIP
EEIF
EEIE
TXIP
TXIE
PTIF
TXIF
RD4
RC4
RB4
RA4
—
—
—
—
Preliminary
PWM Time Base Register (upper 4 bits)
PWM Time Base Period Register (upper 4 bits)
PTCKPS1
IC3DRIP
IC3DRIF
IC3DRIE
GCSEL1
WRERR
SSRC3
SSPIP
SSPIF
SSPIE
RE3
TUN3
Bit 3
RD3
RC3
RB3
RA3
—
—
—
—
—
—
(6)
PORTE Data Direction Register
LATE Data Output Register
PTCKPS0
IC2QEIP
IC2QEIF
IC2QEIE
GCSEL0
CCP1IP
CCP1IF
CCP1IE
SSRC2
WREN
RE2
LVDIP
LVDIF
LVDIE
TUN2
Bit 2
RD2
RC2
RB2
RA2
—
(5)
PTMOD1
GASEL1
TMR2IP
TMR2IE
TMR2IF
SSRC1
RE1
TUN1
IC1IP
IC1IF
IC1IE
Bit 1
RD1
RC1
RB1
RA1
WR
—
—
—
—
(5)
© 2007 Microchip Technology Inc.
PTMOD0
GASEL0
TMR5IP
TMR5IF
TMR5IE
CCP2IP
CCP2IF
CCP2IE
TMR1IP
TMR1IF
TMR1IE
SSRC0
RE0
TUN0
Bit 0
RD0
RC0
RB0
RA0
RD
(5)
—
(5)
0000 0000
0000 0000
0000 0000
xx-0 x000
---1 1111
---0 0000
---0 0000
1--1 -1-1
0--0 -0-0
0--0 -0-0
-111 1111
-000 0000
-000 0000
--00 0000
00-0 0000
0000 0000
---- -111
1111 1111
1111 1111
1111 1111
1111 1111
1111 1111
1111 1111
---- -xxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
---- xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xx0x 0000
0000 0000
00-- ----
0000 0000
---- 0000
1111 1111
---- 1111
POR, BOR
Value on
Details on
52, 78, 87
52, 79, 88
52, 106
52, 100
52, 103
53, 105
53, 102
53, 104
53, 101
53, 133
53, 130
53, 125
53, 119
53, 113
53, 133
53, 130
53, 125
53, 119
53, 113
53, 133
53, 130
53, 125
53, 119
53, 113
54, 186
54, 186
52, 87
52, 90
53, 99
53, 98
27, 53
page:
148
148
184
184
184
184
52
52
52
52