XR17D154IV-F Exar Corporation, XR17D154IV-F Datasheet - Page 34

IC UART PCI BUS QUAD 144LQFP

XR17D154IV-F

Manufacturer Part Number
XR17D154IV-F
Description
IC UART PCI BUS QUAD 144LQFP
Manufacturer
Exar Corporation
Type
IrDA or RS- 485r
Datasheet

Specifications of XR17D154IV-F

Number Of Channels
4, QUART
Package / Case
144-LQFP
Features
*
Fifo's
64 Byte
Protocol
RS485
Voltage - Supply
3.3V, 5V
With Auto Flow Control
Yes
With Irda Encoder/decoder
Yes
With False Start Bit Detection
Yes
With Modem Control
Yes
Mounting Type
Surface Mount
Data Rate
6.25 Mbps
Supply Voltage (max)
5.5 V
Supply Voltage (min)
3 V
Supply Current
4 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Operating Supply Voltage
3.3 V or 5 V
No. Of Channels
4
Uart Features
Tx/Rx FIFO Counters
Supply Voltage Range
3V To 5.5V
Operating Temperature Range
-40°C To +85°C
Digital Ic Case Style
LQFP
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
1016-1290

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XR17D154IV-F
Manufacturer:
ADI
Quantity:
1 046
Part Number:
XR17D154IV-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Company:
Part Number:
XR17D154IV-F
Quantity:
15
XR17D154
UNIVERSAL (3.3V AND 5V) PCI BUS QUAD UART
Each UART channel provides an internal loopback capability for system diagnostic. The internal loopback
mode is enabled by setting MCR register bit-4 to logic 1. All regular UART functions operate normally.
Figure 18
output is internally routed to the receive shift register input allowing the system to receive the same data that it
was sending. The TX, RTS# and DTR# pins are held HIGH (idle or de-asserted state), and the CTS#, DSR#
CD# and RI# inputs are ignored.
The 4 sets of UART configuration registers are decoded using address lines A9 to A11 as shown below:
5.6
5.7
Internal Loopback
UART CHANNEL CONFIGURATION REGISTERS AND ADDRESS DECODING
shows how the modem port signals are re-configured. Transmit data from the transmit shift register
F
IGURE
18. I
NTERNAL
L
OOP
A11
0
0
0
0
B
ACK
Transmit Shif t
Receive Shif t
A10
Register
Register
0
0
1
1
A9
34
RTS#
CTS#
DTR#
DSR#
0
1
0
1
CD#
RI#
MC R bit-4=1
UART C
OP1#
OP2#
S
VCC
VCC
ELECTION
VCC
0
1
2
3
HANNEL
RX [3:0]
RTS# [3:0]
CTS# [3:0]
TX [3:0]
DSR# [3:0]
DTR# [3:0]
RI# [3:0]
CD# [3:0]
xr
REV. 1.2.2

Related parts for XR17D154IV-F