HSP50216KIZ Intersil, HSP50216KIZ Datasheet - Page 44

• Manufacturer Part Number: HSP50216KIZ
• Description: IC DOWNCONVERTER DGTL 4CH 196BGA
• Manufacturer: Intersil

Specifications of HSP50216KIZ

• Function: Downconverter
• Rf Type: W-CDMA
• Package / Case: 196-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

P(15:0)
P(15:0)
15:13
2:0
8:7
6:4
2:0
12
10
11
9
3
SCLK rate.
000
001
010
011
100
101
Other codes are undefined.
Channel Input Source Selection. Selects as the data input for the level detector either A(15:0), B(15:0), C(15:0), D(15:0) or the μP
Test Input register as shown below.
15:13
000
001
010
011
100
μP Register input enable select
1 = bit 11, 0 = one clock wide pulse on each write to location F808h. Select 0 to write data test data into the part. Select 1 to input a
constant or to disable the input for minimum power dissipation when the input level detector section is unused.
μP input enable. When bit 12 is set, this bit is the input enable for the μP register input. Active low. 0=enabled, 1=disabled.
Parallel Data Input Format
0
1
Fixed/Floating point
0
1
Floating point mantissa size select. The 16-bit data input is grouped as a 13/3 or 14/2 mantissa/exponent word. These control bits
select the mantissa/exponent grouping, add an offset to the exponent and set the shift control saturation level.
00
01
10
11
De-multiplex control. These control bits are provided to demultiplex an input data stream comprised of a set of multiplexed data
streams. Up to 8 multiplexed data streams can be demultiplexed. These control bits select how many clocks after the ENIx signal to
wait before taking the input sample. ENIx should be asserted for one clock period and aligned with the first channel of the multiplexed
data set. For example, if four streams are multiplexed at half the clock rate, ENIx would align with the first clock period of the first
stream, the second would start two clocks later, the next 4 clocks after ENIx, etc. The samples are aligned with ENIx (zero delay) at
the input of the input level detector at the next ENIx.
000
111
Interpolated/Gated Mode Select
0
1
Unused. Set to 0.
Two’s complement
Offset binary
Fixed point
Floating point. The 16-bit input bus is divided into mantissa and exponent bits grouped either 13/3 or 14/2 depending on bits
8 and 7. See text.
11/3 bits 15:5 mantissa, 2:0 exponent
12/3 bits 15:4 mantissa, 2:0 exponent
13/3 bits 15:3 mantissa, 2:0 exponent
14/2 bits 15:2 mantissa, 1:0 exponent
zero delay
7 clock periods of delay.
Gated. The input level detector is updated once per clock when ENIx is asserted.
Interpolated. The input level detector is updated every clock. The input is zeroed when ENIx is high.
Serial clock disabled.
Serial clock rate is Input CLK Rate.
Serial clock rate is Input CLK Rate/2.
Serial clock rate is Input CLK Rate/4.
Serial clock rate is Input CLK Rate/8.
Serial clock rate is Input CLK Rate/16.
Source Selected
A(15:0)
B(15:0)
C(15:0)
D(15:0)
μP Test input register.
This is provided for testing and to zero the input data bus when a channel is not in use.
The Global Write Address register for the μP Test input register is F807h.
TABLE 39. INPUT LEVEL DETECTOR SOURCE SELECT/FORMAT REGISTER (GWA = F804h)
TABLE 38. SERIAL CLOCK CONTROL REGISTER (GWA = F803h) (Continued)
44
HSP50216
FUNCTION
FUNCTION
August 17, 2007
FN4557.6