MRF24J40-I/ML Microchip Technology, MRF24J40-I/ML Datasheet - Page 101

• Manufacturer Part Number: MRF24J40-I/ML
• Description: IC TXRX IEEE/ZIGBEE 2.4GHZ 40QFN
• Manufacturer: Microchip Technology

Specifications of MRF24J40-I/ML

• Package / Case: 40-QFN
• Frequency: 2.4GHz
• Data Rate - Maximum: 250kbps
• Modulation Or Protocol: 802.15.4
• Applications: ISM, ZigBee™
• Power - Output: 0dBm
• Sensitivity: -95dBm
• Voltage - Supply: 2.4 V ~ 3.6 V
• Current - Receiving: 18mA
• Current - Transmitting: 18mA
• Data Interface: PCB, Surface Mount
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: -40°C ~ 85°C
• Number Of Receivers: 1
• Number Of Transmitters: 1
• Wireless Frequency: 2.4 GHz
• Interface Type: 4 Wire SPI
• Noise Figure: 8 dB
• Output Power: + 0 dBm
• Operating Supply Voltage: 2.5 V, 3.3 V
• Maximum Operating Temperature: 85 C
• Mounting Style: SMD/SMT
• Maximum Supply Current: 22 mA
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Memory Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

3.8.1.6
The following steps configure the MRF24J40 as a
device in a beacon-enabled network:
1.
2.
3.
4.
5.
6.
7.
3.8.1.7
The following steps configure the MRF24J40 as a
device in a beacon-enabled network with Guaranteed
Time Slots:
1.
2.
3.
© 2010 Microchip Technology Inc.
Note:
Set the SLOTTED (TXMCR 0x11<5>) bit = 1 to
use Slotted CSMA-CA mode.
Set the OFFSET (FRMOFFSET 0x23<7:0>)
value = 0x15 for optimum timing alignment.
Calibrate the Sleep Clock (SLPCLK) fre-
quency. Refer to Section 3.15.1.2 “Sleep
Clock Calibration” .
Program the associated coordinator’s 64-bit
extended address to the ASSOEADR registers
(0x230-0x237).
Program the associated coordinator’s 16-bit
short address to the ASSOSADR registers
(0x238-0x239).
Parse the received associated coordinator’s
beacon frame and extract the values of BO and
SO. Calculate the inactive period and program
the Main Counter, MAINCNT (0x229<1:0>,
0x228, 0x227, 0x226), and Remain Counter,
REMCNT (0x225, 0x224), according to the BO
and SO values. Refer to Section 3.15.1.3
“Sleep Mode Counters” .
Program
0x13<3:0>) value.
Set the GTSON (GATECLK 0x26<3>) bit = 1 to
enable the GTS FIFO clock.
Parse the received beacon frame and obtain the
GTS allocation information. Program the end
slot value of the CAP and each GTS into the
ESLOT registers, as shown in Table 3-9.
Set the GTSSWITCH (TXPEND 0x21<1>) bit = 1
so that if a TXGTS1FIFO or TXGTS2FIFO trans-
mission error occurs, it will switch to another
TXGTSxFIFO.
The device will align its beacon frame with
the
frame only when the source address
matches the ASSOEADR or ASSOSADR
value.
Configuring Beacon-Enabled Device
Configuring Beacon-Enabled GTS
Settings for Device
the
associated
CAP
end
coordinator’s
slot
(ESLOTG1
beacon
Preliminary
3.8.2
A nonbeacon-enabled network does not transmit a
beacon unless it receives a beacon request, and hence,
does
nonbeacon-enabled network uses unslotted CSMA-CA
to access the medium. The unslotted CSMA-CA is
explained in Section 3.9 “Carrier Sense Multiple
Access-Collision
rithm” . For nonbeacon-enabled networks, both BO and
SO are set to 15. Guaranteed Time Slots (GTS) are not
supported, and generally, devices require less comput-
ing power as there are no strict timing requirements that
need to be met.
3.8.2.1
The following steps configure the MRF24J40 as a
coordinator in a nonbeacon-enabled network:
1.
2.
3.
4.
3.8.2.2
The following steps configure the MRF24J40 as a
device in a nonbeacon-enabled network:
1.
2.
Set the PANCOORD (RXMCR 0x00<3>) bit = 1
to configure as the PAN coordinator.
Clear the SLOTTED (TXMCR 0x11<5>) bit = 0
to configure Unslotted CSMA-CA mode.
Configure BO (ORDER 0x10<7:4>) value = 0xF.
Configure SO (ORDER 0x10<3:0>) value = 0xF.
Clear the PANCOORD (RXMCR 0x00<3>) bit = 0
to configure as device.
Clear the SLOTTED (TXMCR 0x11<5>) bit = 0
to use Unslotted CSMA-CA mode.
not
NONBEACON-ENABLED NETWORK
have
Configuring Nonbeacon-Enabled
PAN Coordinator
Configuring Nonbeacon-Enabled
Device
Avoidance
any
MRF24J40
superframe
(CSMA-CA)
DS39776C-page 101
structure.
Algo-
A