ATMEGA165P-16ANR Atmel, ATMEGA165P-16ANR Datasheet - Page 149
![IC MCU AVR 16K 16MHZ 64TQFP](/photos/12/13/121332/313-64-tqfp_sml.jpg)
ATMEGA165P-16ANR
Manufacturer Part Number
ATMEGA165P-16ANR
Description
IC MCU AVR 16K 16MHZ 64TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Specifications of ATMEGA165P-16ANR
Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
SPI, UART/USART, USI
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
54
Program Memory Size
16KB (8K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 149 of 364
- Download datasheet (8Mb)
8019K–AVR–11/10
The interconnection between Master and Slave CPUs with SPI is shown in
tem consists of two shift Registers, and a Master clock generator. The SPI Master initiates the
communication cycle when pulling low the Slave Select SS pin of the desired Slave. Master and
Slave prepare the data to be sent in their respective shift Registers, and the Master generates
the required clock pulses on the SCK line to interchange data. Data is always shifted from Mas-
ter to Slave on the Master Out – Slave In, MOSI, line, and from Slave to Master on the Master In
– Slave Out, MISO, line. After each data packet, the Master will synchronize the Slave by pulling
high the Slave Select, SS, line.
When configured as a Master, the SPI interface has no automatic control of the SS line. This
must be handled by user software before communication can start. When this is done, writing a
byte to the SPI Data Register starts the SPI clock generator, and the hardware shifts the eight
bits into the Slave. After shifting one byte, the SPI clock generator stops, setting the end of
Transmission Flag (SPIF). If the SPI Interrupt Enable bit (SPIE) in the SPCR Register is set, an
interrupt is requested. The Master may continue to shift the next byte by writing it into SPDR, or
signal the end of packet by pulling high the Slave Select, SS line. The last incoming byte will be
kept in the Buffer Register for later use.
When configured as a Slave, the SPI interface will remain sleeping with MISO tri-stated as long
as the SS pin is driven high. In this state, software may update the contents of the SPI Data
Register, SPDR, but the data will not be shifted out by incoming clock pulses on the SCK pin
until the SS pin is driven low. As one byte has been completely shifted, the end of Transmission
Flag, SPIF is set. If the SPI Interrupt Enable bit, SPIE, in the SPCR Register is set, an interrupt
is requested. The Slave may continue to place new data to be sent into SPDR before reading
the incoming data. The last incoming byte will be kept in the Buffer Register for later use.
Figure 17-2. SPI Master-slave Interconnection
The system is single buffered in the transmit direction and double buffered in the receive direc-
tion. This means that bytes to be transmitted cannot be written to the SPI Data Register before
the entire shift cycle is completed. When receiving data, however, a received character must be
read from the SPI Data Register before the next character has been completely shifted in. Oth-
erwise, the first byte is lost.
In SPI Slave mode, the control logic will sample the incoming signal of the SCK pin. To ensure
correct sampling of the clock signal, the minimum low and high periods should be:
Low period:
High period: longer than 2 CPU clock cycles.
longer than 2 CPU clock cycles.
ATmega165P
Figure
17-2. The sys-
SHIFT
ENABLE
149
Related parts for ATMEGA165P-16ANR
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![ATmega165P](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATMEGA165P-16AU](/photos/12/13/121332/313-64-tqfp_tmb.jpg)
Part Number:
Description:
IC AVR MCU 16K 16MHZ 64-TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA165P-16MU](/photos/12/13/121326/313-64-qfn_tmb.jpg)
Part Number:
Description:
IC AVR MCU 16K 16MHZ 64-QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA165P-16AUR](/photos/12/13/121332/313-64-tqfp_tmb.jpg)
Part Number:
Description:
MCU AVR 128K FLASH 16MHZ 64TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA165P-16MN](/photos/12/13/121326/313-64-qfn_tmb.jpg)
Part Number:
Description:
MCU AVR 16KB FLASH 16MHZ 64QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA165P-16MUR](/photos/12/13/121326/313-64-qfn_tmb.jpg)
Part Number:
Description:
IC MCU AVR 16K 16MHZ 64MLF
Manufacturer:
Atmel
Datasheet:
![ATMEGA165P-16MNR](/photos/12/13/121326/313-64-qfn_tmb.jpg)
Part Number:
Description:
IC MCU AVR 16K 16MHZ 64MLF
Manufacturer:
Atmel
Datasheet:
![ATMEGA165P-16AN](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
8-bit Microcontrollers - MCU AVR 16KB FL 512B EE 1KB SRAM 16 MHZ GRN
Manufacturer:
Atmel
![atmega165pv](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Atmega165p 8-bit Avr Microcontroller With 16k Bytes In-system Programmable Flash
Manufacturer:
ATMEL Corporation
Datasheet:
![ATMEGA165-16AI](/photos/12/13/121332/313-64-tqfp_tmb.jpg)
Part Number:
Description:
IC AVR MCU 16K 16MHZ 64TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA165-16MI](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
IC AVR MCU 16K 16MHZ 64-QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA165](/images/no-image3.png)
Part Number:
Description:
8-bit Microcontroller with 16K Bytes In-System Programmable Flash
Manufacturer:
ATMEL [ATMEL Corporation]
Datasheet:
![ATMEGA165-16MU](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
IC AVR MCU 16K 16MHZ 64-QFN
Manufacturer:
Atmel
Datasheet:
![atmega165v](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Atmega165 8-bit With 16k Bytes Of In-system Programmable Flash
Manufacturer:
ATMEL Corporation
Datasheet: