LPC1342FBD48,151 NXP Semiconductors, LPC1342FBD48,151 Datasheet - Page 49

• Manufacturer Part Number: LPC1342FBD48,151
• Description: IC MCU 32BIT 48LQFP
• Manufacturer: NXP Semiconductors
• Series: LPC13xxr

Specifications of LPC1342FBD48,151

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 72MHz
• Connectivity: I²C, Microwire, SPI, SSI, SSP, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, POR, WDT
• Number Of I /o: 40
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 3.6 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-LQFP
• Processor Series: LPC1342
• Core: ARM Cortex-M3
• Data Bus Width: 32 bit
• Data Ram Size: 4 KB
• Interface Type: I2C, USB, UART
• Maximum Clock Frequency: 72 MHz
• Number Of Programmable I/os: 42
• Number Of Timers: 4
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details
• Other names: 568-5214

NXP Semiconductors
Table 18.
C
[1]
LPC1311_13_42_43
Product data sheet
Symbol
t
t
t
V
t
t
t
t
t
t
r
f
FRFM
FEOPT
FDEOP
JR1
JR2
EOPR1
EOPR2
Fig 25. Differential data-to-EOP transition skew and EOP width
L
CRS
= 50 pF; R
Characterized but not implemented as production test. Guaranteed by design.
T
differential
data lines
PERIOD
Dynamic characteristics: USB pins (full-speed)
pu
= 1.5 kΩ on D+ to V
10.7 USB interface (LPC1342/43 only)
Parameter
rise time
fall time
differential rise and fall time
matching
output signal crossover voltage
source SE0 interval of EOP
source jitter for differential transition
to SE0 transition
receiver jitter to next transition
receiver jitter for paired transitions
EOP width at receiver
EOP width at receiver
n × T
differential data to
crossover point
DD
SE0/EOP skew
PERIOD
, unless otherwise specified.
All information provided in this document is subject to legal disclaimers.
+ t
FDEOP
Rev. 3 — 10 August 2010
Conditions
10 % to 90 %
10 % to 90 %
see
see
10 % to 90 %
must reject as
EOP; see
Figure 25
must accept as
EOP; see
Figure 25
t
r
/ t
f
Figure 25
Figure 25
crossover point
extended
[1]
[1]
32-bit ARM Cortex-M3 microcontroller
Min
7.7
-
1.3
160
−2
−18.5
−9
40
82
8.5
LPC1311/13/42/43
source EOP width: t
receiver EOP width: t
Typ
-
-
-
-
-
-
-
-
-
-
© NXP B.V. 2010. All rights reserved.
Max
13.8
13.7
109
2.0
175
+5
+18.5
+9
-
-
FEOPT
002aab561
EOPR1
, t
EOPR2
Unit
ns
ns
%
V
ns
ns
ns
ns
ns
ns
49 of 62