ML610Q429-NNNTBZ03A7 Rohm Semiconductor, ML610Q429-NNNTBZ03A7 Datasheet - Page 125

no-image

ML610Q429-NNNTBZ03A7

Manufacturer Part Number
ML610Q429-NNNTBZ03A7
Description
MCU 8BIT 48K FLASH 128-TQFP
Manufacturer
Rohm Semiconductor

Specifications of ML610Q429-NNNTBZ03A7

Core Processor
nX-U8/100
Core Size
8-Bit
Speed
4.2MHz
Connectivity
I²C, SSP, UART/USART
Peripherals
LCD, Melody Driver, POR, PWM, WDT
Number Of I /o
20
Program Memory Size
48KB (24K x 16)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
1.1 V ~ 3.6 V
Data Converters
A/D 2x12b, 2x24b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 70°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ML610Q429-NNNTBZ03A7
Manufacturer:
Rohm
Quantity:
900
Part Number:
ML610Q429-NNNTBZ03A7
Manufacturer:
Rohm Semiconductor
Quantity:
10 000
9.2.4
Address: 0F031H
Access: R/W
Access size: 8 bits
Initial value: 00H
TM0C is a special function register (SFR) that functions as an 8-bit binary counter.
When write operation to TM0C is performed, TM0C is set to “00H”. The data that is written is meaningless.
In 16-bit timer mode, if write operation is performed to either the low-order TM0C or high-order TM1C, both the
low-order and the high-order are set to “0000H”.
During timer operation, the contents of TM0C may not be read depending on the conditions of the timer clock and the
system clock.
Table 11-1 shows whether a TM0C read is enabled or disabled during timer operation for each condition of the timer
clock and system clock.
Initial value
TM0C
R/W
External clock
Timer clock
Timer 0 Counter Register (TM0C)
HTBCLK
HTBCLK
LSCLK
LSCLK
T0CK
T0C7
R/W
7
0
Table 9-1 TM0C Read Enable/Disable during Timer Operation
1/1~1/256LSCLK
1/1~1/256LSCLK
1/1~1/256LSCLK
System clock
T0C6
R/W
SYSCLK
0
6
HSCLK
HSCLK
HSCLK
T0C5
R/W
5
0
Read enabled
Read enabled. However, to prevent the reading of undefined data
during incremental counting, read consecutively TM0C twice until
the last data coincides the previous data.
Read disabled
Read enabled
Read disabled
T0C4
R/W
4
0
9 – 5
T0C3
R/W
TM0C read enable/disable
3
0
ML610Q428/ML610Q429 User’s Manual
T0C2
R/W
2
0
T0C1
R/W
0
1
Chapter 9 Timers
T0C0
R/W
0
0

Related parts for ML610Q429-NNNTBZ03A7