DSPIC30F2010-30I/SPG Microchip Technology, DSPIC30F2010-30I/SPG Datasheet - Page 88
![16BIT 30MIPS DSPIC, 30F2010, DIP28](/photos/19/0/190081/42268255_sml.jpg)
DSPIC30F2010-30I/SPG
Manufacturer Part Number
DSPIC30F2010-30I/SPG
Description
16BIT 30MIPS DSPIC, 30F2010, DIP28
Manufacturer
Microchip Technology
Series
DsPIC30Fr
Datasheet
1.DSPIC30F2010-30ISPG.pdf
(244 pages)
Specifications of DSPIC30F2010-30I/SPG
Core Frequency
30MHz
Embedded Interface Type
I2C, SPI, UART
No. Of I/o's
20
Flash Memory Size
12KB
Supply Voltage Range
2.5V To 5.5V
Operating Temperature Range
-40°C To
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 88 of 244
- Download datasheet (7Mb)
dsPIC30F
12.1.2
Each capture channel has an associated FIFO buffer,
which is four 16-bit words deep. There are two status
flags, which provide status on the FIFO buffer:
• ICBFNE - Input Capture Buffer Not Empty
• ICOV - Input Capture Overflow
The ICBFNE will be set on the first input capture event
and remain set until all capture events have been read
from the FIFO. As each word is read from the FIFO, the
remaining words are advanced by one position within
the buffer.
In the event that the FIFO is full with four capture
events and a fifth capture event occurs prior to a read
of the FIFO, an overflow condition will occur and the
ICOV bit will be set to a logic ‘1’. The fifth capture event
is lost and is not stored in the FIFO. No additional
events will be captured till all four events have been
read from the buffer.
If a FIFO read is performed after the last read and no
new capture event has been received, the read will
yield indeterminate results.
12.1.3
The input capture module consists of up to 8 input cap-
ture channels. Each channel can select between one of
two timers for the time base, Timer2 or Timer3.
Selection of the timer resource is accomplished
through SFR bit ICTMR (ICxCON<7>). Timer3 is the
default timer resource available for the input capture
module.
12.1.4
When the input capture module is set for capture on
every edge, rising and falling, ICM<2:0> = 001, the fol-
lowing operations are performed by the input capture
logic:
• The input capture interrupt flag is set on every
• The interrupt on Capture mode setting bits,
• A capture overflow condition is not generated in
DS70082E-page 86
edge, rising and falling.
ICI<1:0>, is ignored, since every capture
generates an interrupt.
this mode.
CAPTURE BUFFER OPERATION
TIMER2 AND TIMER3 SELECTION
MODE
HALL SENSOR MODE
Advance Information
12.2
An input capture event will generate a device wake-up
or interrupt, if enabled, if the device is in CPU Idle or
Sleep mode.
Independent of the timer being enabled, the input
capture module will wake-up from the CPU Sleep or
Idle mode when a capture event occurs, if ICM<2:0> =
111 and the interrupt enable bit is asserted. The same
wake-up can generate an interrupt, if the conditions for
processing the interrupt have been satisfied. The
wake-up feature is useful as a method of adding extra
external pin interrupts.
12.2.1
CPU Sleep mode allows input capture module opera-
tion with reduced functionality. In the CPU Sleep
mode, the ICI<1:0> bits are not applicable, and the
input capture module can only function as an external
interrupt source.
The capture module must be configured for interrupt
only on the rising edge (ICM<2:0> = 111), in order for
the input capture module to be used while the device
is in Sleep mode. The prescale settings of 4:1 or 16:1
are not applicable in this mode.
12.2.2
CPU Idle mode allows input capture module operation
with full functionality. In the CPU Idle mode, the interrupt
mode selected by the ICI<1:0> bits are applicable, as
well as the 4:1 and 16:1 capture prescale settings,
which are defined by control bits ICM<2:0>. This mode
requires the selected timer to be enabled. Moreover, the
ICSIDL bit must be asserted to a logic ‘0’.
If the input capture module is defined as ICM<2:0> =
111 in CPU Idle mode, the input capture pin will serve
only as an external interrupt pin.
12.3
The input capture channels have the ability to generate
an interrupt, based upon the selected number of cap-
ture events. The selection number is set by control bits
ICI<1:0> (ICxCON<6:5>).
Each channel provides an interrupt flag (ICxIF) bit. The
respective capture channel interrupt flag is located in
the corresponding IFSx Status register.
Enabling an interrupt is accomplished via the respec-
tive capture channel interrupt enable (ICxIE) bit. The
capture interrupt enable bit is located in the
corresponding IEC Control register.
Input Capture Operation During
Sleep and Idle Modes
Input Capture Interrupts
INPUT CAPTURE IN CPU SLEEP
MODE
INPUT CAPTURE IN CPU IDLE
MODE
2004 Microchip Technology Inc.
Related parts for DSPIC30F2010-30I/SPG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DSPIC30F2010-30I/SP](/photos/6/59/65908/150-28-dip_tmb.jpg)
Part Number:
Description:
IC DSPIC MCU/DSP 12K 28DIP
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F2010-30I/SO](/photos/6/59/65909/150-28-soic_tmb.jpg)
Part Number:
Description:
IC DSPIC MCU/DSP 12K 28SOIC
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F2010-20E/SO](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
IC,DSP,16-BIT,CMOS,SOP,28PIN,PLASTIC
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F2010-20I/SO](/photos/6/59/65909/150-28-soic_tmb.jpg)
Part Number:
Description:
IC DSPIC MCU/DSP 12K 28SOIC
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F2010-20I/MM](/photos/6/81/68120/150-28-qfn_tmb.jpg)
Part Number:
Description:
IC DSPIC MCU/DSP 12K 28QFN
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F2010-30I/MM](/photos/6/81/68120/150-28-qfn_tmb.jpg)
Part Number:
Description:
IC DSPIC MCU/DSP 12K 28QFN
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F2010-20I/SP](/photos/6/59/65908/150-28-dip_tmb.jpg)
Part Number:
Description:
IC DSPIC MCU/DSP 12K 28DIP
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F2010-30I/SOG](/photos/6/59/65909/150-28-soic_tmb.jpg)
Part Number:
Description:
IC DSPIC MCU/DSP 12K 28SOIC
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F2010-20E/SP](/photos/6/59/65908/150-28-dip_tmb.jpg)
Part Number:
Description:
IC DSPIC MCU/DSP 12K 28DIP
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F2010-20E/SOG](/photos/6/59/65909/150-28-soic_tmb.jpg)
Part Number:
Description:
IC DSPIC MCU/DSP 12K 28SOIC
Manufacturer:
Microchip Technology
![DSPIC30F2010-20E/MMG](/photos/6/81/68120/150-28-qfn_tmb.jpg)
Part Number:
Description:
IC DSPIC MCU/DSP 12K 28QFN
Manufacturer:
Microchip Technology
![DSPIC30F2010-20E/SPG](/photos/6/59/65908/150-28-dip_tmb.jpg)
Part Number:
Description:
IC DSPIC MCU/DSP 12K 28DIP
Manufacturer:
Microchip Technology
![DSPIC30F2010-20E/MM](/photos/6/81/68120/150-28-qfn_tmb.jpg)
Part Number:
Description:
IC,DSP,16-BIT,CMOS,LLCC,28PIN,PLASTIC
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F2010-20ISP](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
Digital Signal Processors & Controllers - DSP, DSC
Manufacturer:
Microchip Technology
![DSPIC30F2010-20I/MMG](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
Digital Signal Processors & Controllers - DSP, DSC 16 Bit MCU/DSP 28LD 20M 12KB FL
Manufacturer:
Microchip Technology