PIC24FJ256GA106-I/MR Microchip Technology, PIC24FJ256GA106-I/MR Datasheet - Page 38

• Manufacturer Part Number: PIC24FJ256GA106-I/MR
• Description: IC, 16BIT MCU, PIC24F, 32MHZ, QFN-64
• Manufacturer: Microchip Technology
• Series: PIC® 24Fr

Specifications of PIC24FJ256GA106-I/MR

• Controller Family/series: PIC24
• No. Of I/o's: 53
• Ram Memory Size: 16KB
• Cpu Speed: 32MHz
• No. Of Timers: 5
• Core Size: 16 Bit
• Program Memory Size: 256KB
• Peripherals: ADC, Comparator, PWM, RTC, Timer
• Core Processor: PIC
• Speed: 32MHz
• Connectivity: I²C, PMP, SPI, UART/USART
• Number Of I /o: 53
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 3.6 V
• Data Converters: A/D 16x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-VFQFN, Exposed Pad
• Processor Series: PIC24FJ
• Core: PIC
• Data Bus Width: 16 bit
• Data Ram Size: 16 KB
• Interface Type: I2C, SPI, UART
• Maximum Clock Frequency: 32 MHz
• Number Of Programmable I/os: 52
• Number Of Timers: 5
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52713-733, 52714-737, 53276-922, EWDSPIC
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, DM240001, DM240011
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 16 Channel
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 876-1004 - PIC24 BREAKOUT BOARD
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

PIC24FJXXXDA1/DA2/GB2/GA3
TABLE 4-3:
DS39970B-page 38
RTCBATEN
SOSCSEL<1:0>
WDTPS<3:0>
WDTWIN<1:0>
WINDIS
WPCFG
WPDIS
WPEND
Note 1:
2:
3:
Bit Field
Bits<23:16> should be programmed to a value of 0x00 to ensure that accidental program execution of any
of the Configuration Words would be interpreted as a NOP opcode.
The JTAGEN bit can be modified only using In-Circuit Serial Programming™ (ICSP™).
Irrespective of the WPCFG status, if WPEND = 1 or if WPFP corresponds to the Configuration Words
page, the Configuration Words page will be protected
PIC24FJXXXGA3 CONFIGURATION BITS DESCRIPTION (CONTINUED)
CW3<11:10> Watchdog Timer Window Width
Register
CW3<9:8>
CW1<3:0>
CW3<14>
CW3<13>
CW3<15>
CW4<9>
CW1<7>
(1)
RTCC V
0 = RTC operation is discontinued in V
1 = RTC operation is continued through V
SOSC Selection Configuration bits
11 = Secondary oscillator in Default (high drive strength) Oscillator mode
10 = Reserved; do not use
01 = Secondary oscillator in Low-Power (low drive strength) Oscillator
00 = External clock (SCLKI) or Digital I/O mode
Watchdog Timer Postscaler bits
1111 = 1:32,768
1110 = 1:16,384
0001 = 1:2
0000 = 1:1
00 = 75%
01 = 50%
10 = 37.5%
11 = 25%
Windowed WDT bit
1 = Standard Watchdog Timer is enabled
0 = Windowed Watchdog Timer is enabled; FWDTEN must be '1'
Configuration Word Code Page Write Protection Select bit
1 = Last page (at the top of program memory) and Flash Configuration
0 = Last page and Flash Configuration Words are write-protected
Segment Write Protection Disable bit
1 = Segmented code protection is disabled
0 = Segmented code protection is enabled; protected segment defined
Segment Write Protection End Page Select bit
1 = Protected code segment upper boundary is at the last page of
0 = Protected code segment lower boundary is at the bottom of program
Words are not write-protected
provided, WPDIS = 0
by the WPEND, WPCFG and WPFPx Configuration bits
program memory; lower boundary is the code page specified
by WPFP<6:0>
memory (000000h); upper boundary is the code page specified by
WPFP<6:0>
mode
.
.
.
BAT
Battery Operation Enable bit
Description
(3)
BAT
BAT
 2010 Microchip Technology Inc.