CH80566EE025DW S LGPN Intel, CH80566EE025DW S LGPN Datasheet - Page 18

• Manufacturer Part Number: CH80566EE025DW S LGPN
• Description: MPU, ATOM PROCESSOR, Z530P, U-FCBGA8
• Manufacturer: Intel
• Series: ATOM - Z5xxr

Specifications of CH80566EE025DW S LGPN

• Core Size: 32bit
• Program Memory Size: 512KB
• Cpu Speed: 533MHz
• Digital Ic Case Style: FCBGA
• No. Of Pins: 437
• Supply Voltage Range: 0.8V To 1.1V
• Operating Temperature Range: 0°C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

2.1.1.3.2
2.1.1.3.3
18
Deep Sleep State
The Deep Sleep state is entered through assertion of the DPSLP# pin while in the
Sleep state and is also only a transition state for the Intel Atom processor Z5xx series.
BCLK may be stopped during the Deep Sleep state for additional platform level power
savings. As an example, BCLK stop/restart timings on appropriate chipset-based
platforms with the CK540 clock chip are as follows:
To re-enter the Sleep state, the DPSLP# pin must be de-asserted. BCLK can be re-
started after DPSLP# de-assertion as described above. A period of 15 microseconds
(to allow for PLL stabilization) must occur before the processor can be considered to
be in the Sleep state. Once in the Sleep state, the SLP# pin must be de-asserted to
re-enter the Stop-Grant state.
While in Deep Sleep state, the processor is incapable of responding to snoop
transactions or latching interrupt signals. No transitions of signals are allowed on the
FSB while the processor is in Deep Sleep state. When the processor is in Deep Sleep
state, it will not respond to interrupts or snoop transactions. Any transition on an
input signal before the processor has returned to Stop-Grant state will result in
unpredictable behavior.
Deeper Sleep State
The Deeper Sleep state is similar to the Deep Sleep state, but further reduces core
voltage levels. One of the potential lower core voltage levels is achieved by entering
the base Deeper Sleep state. The Deeper Sleep state is entered through assertion of
the DPRSTP# pin while in the Deep Sleep state. The following lower core voltage level
is achieved by entering the Intel Enhanced Deeper Sleep state which is a sub-state of
Deeper Sleep state. Intel Enhanced Deeper Sleep state is entered through assertion of
the DPRSTP# pin while in the Deep Sleep only when the L2 cache has been completely
shut down. Refer to Section 2.1.1.3.4 for further details on reducing the L2 cache and
entering Intel Enhanced Deeper Sleep state.
In response to entering Deeper Sleep, the processor drives the VID code
corresponding to the Deeper Sleep core voltage on the VID[6:0] pins.
Exit from Deeper Sleep or Intel Enhanced Deeper Sleep state is initiated by DPRSTP#
de-assertion when the core requests a package state other than C4 or the core
requests a processor performance state other than the lowest operating point.
• Deep Sleep entry: the system clock chip may stop/tristate BCLK within 2 BCLKs
• Deep Sleep exit: the system clock chip must start toggling BCLK within 10 BCLK
of DPSLP# assertion. It is permissible to leave BCLK running during Deep Sleep.
periods within DPSLP# de-assertion.
Low Power Features
Datasheet