IPR-SDRAM/DDR2 Altera, IPR-SDRAM/DDR2 Datasheet - Page 61
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
IPR-SDRAM/DDR2
Manufacturer Part Number
IPR-SDRAM/DDR2
Description
IP CORE Renewal Of IP-SDRAM/DDR2
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-SDRAM/DDR2
Software Application
IP CORE, Memory Controllers, SDRAM
Supported Families
Cyclone, HardCopy, Stratix
Features
Data Mask Signals For Partial Write Operations, Bank Management Architecture
Core Architecture
FPGA
Core Sub-architecture
Cyclone, HardCopy, Stratix
Rohs Compliant
NA
Function
DDR2 SDRAM Controller
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 61 of 106
- Download datasheet (2Mb)
Chapter 3: Functional Description
Interfaces & Signals
Figure 3–17. DDR SDRAM Device Initialization Timing
© March 2009 Altera Corporation
f
DDR Command
local_init_done
ddr_cas_n
ddr_ras_n
ddr_we_n
ddr_cs_n
Key:
P = PCH
L = LMR
A = ARF
ddr_cke
ddr_ba
ddr_a
DDR SDRAM Initialization Timing
DDR SDRAM and DDR2 SDRAM initialization timing is different. For DDR2 SDRAM
initialization timing, refer to
The DDR SDRAM controller initializes the SDRAM devices by issuing the following
memory command sequence:
■
■
■
■
■
■
■
■
■
Figure 3–17 on page 3–25
described below. The length of time between the reset and the first PCH command
should be 200 ms. This time can be reduced for simulation testing by setting the start-
up timer parameter in IP Toolbench.
1. A PCH command is sent to all banks by setting the precharge pin, the address bit
clk
NOP (for 200 ms, programmable)
PCH
Extended LMR (ELMR)
LMR
NOP (for 200 clock cycles, fixed)
PCH
ARF
ARF
LMR
a[10], or a[8] high.
0
200 clock cycles
P
0
[1]
1
1
0
L
0
[2]
0
L
[3]
shows a typical initialization timing sequence, which is
“DDR2 SDRAM Initialization Timing” on page
0
P
0
A
[4]
[5]
0
DDR and DDR2 SDRAM Controller Compiler User Guide
0
0
A
[5]
0 0
L L
[6]
3–26.
3–25
Related parts for IPR-SDRAM/DDR2
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IPR-SDRAM/DDR](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/DDR
Manufacturer:
Altera
Datasheet:
![IPR-SDRAM/HPDDR](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/HPDDR
Manufacturer:
Altera
Datasheet:
![IPR-SDRAM/HPDDR2](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/HDDR2
Manufacturer:
Altera
Datasheet:
![IPR-RLDRAMII](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-RLDRAMII
Manufacturer:
Altera
Datasheet:
![IPR-HPMCII](/photos/24/19/241941/4696148_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-HPMCII
Manufacturer:
Altera
Datasheet:
![IPR-RLDII/UNI](/photos/24/19/241946/4696147_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-RLDII/UNI
Manufacturer:
Altera
Datasheet:
![IPR-SRAM/QDRII](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-SRAM/QDRII
Manufacturer:
Altera
Datasheet:
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet: