PACCLK5406D-S-EVN Lattice, PACCLK5406D-S-EVN Datasheet - Page 17

no-image

PACCLK5406D-S-EVN

Manufacturer Part Number
PACCLK5406D-S-EVN
Description
Development Software ispClock5312S Eval 56020A Dev Mix Sig
Manufacturer
Lattice
Datasheet

Specifications of PACCLK5406D-S-EVN

Tool Type
Development Software Support
Core Architecture
CPLD
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lattice Semiconductor
4. Double-click the Bank 2 output block (0x0, 8 TUD, 0=Disable) of the schematic.
5. Specify 3 and click OK.
6. From the ispClock5406D Output Group 1 Control dialog click the Write button.
7. Note the updated scope display.
8. From the ispClock5406D Output Group 1 Control dialog click the OK button.
To reset the ispClock5406D device via the I
1. From the ispClock5406D I
Figure 19. ispClock5406D Soft Reset Dialog - Soft Reset State
2. Click OK.
3. Click the Soft Reset button.
The I
The ispClock5406D Soft Reset dialog prompt appears and the I
reset. During this state the PLL, Dividers, Phase and Time Skew blocks are reset. The differential outputs of
the ispClock5406D banks disabled during the soft reset state.
The Output Group-1 Bank 2 Time Skew dialog appears.
The output block display is updated to 0xB, 3 TUD, 0=Disable to indicate the new configuration of the block.
three steps (18 ps x 3 = 54 ps).
The BANK0_P and BANK2_P outputs will be de-skewed in the same manner as the reprogrammed device
demonstrated in section 6.1.2 Modify Clock Time Skew of the user’s guide. The value is written to the register
and active at this point unless an I
For more information on I
You may wish to experiment with the I
changes as documented in the Invert Clock Output and 6.1.4 Modify Clock Phase Skew section of this docu-
ment.
The ispClock5406D Soft Reset dialog prompt appears and the I
soft reset.
- Ref Select, reference A or B MUX control
- Phase–Skew value, 16 values
- Output Delay Mode for Zero-Delay mode or FOB, Fan-Out Buffer mode
2
C utility writes the control registers to the ispClock5406D I
2
2
C control registers, see the
C Utility, click the Soft Reset button.
2
C soft or full reset or hardware power on reset occurs.
2
2
C interface:
C utility interface to apply the same clock inversion and phase skew
17
ispClock5400D Family Data
2
2
2
C utility issues the I
C utility issues the I
C interface and updates the time skew by
ispClock5400D Evaluation Board
Sheet.
2
C command to assert soft
2
C command to release
User’s Guide

Related parts for PACCLK5406D-S-EVN