ADUC7036BCPZ-RL Analog Devices Inc, ADUC7036BCPZ-RL Datasheet - Page 50

• Manufacturer Part Number: ADUC7036BCPZ-RL
• Description: Flash 96k ARM7 Dual 16-Bit ADC LIN I.C.
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7036BCPZ-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 20.48MHz
• Connectivity: LIN, SPI, UART/USART
• Peripherals: PSM, Temp Sensor, WDT
• Number Of I /o: 9
• Program Memory Size: 96KB (96K x 8)
• Program Memory Type: FLASH
• Ram Size: 6K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 18 V
• Data Converters: A/D 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 115°C
• Package / Case: 48-LFCSP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ADuC7036
ADC Filter Register
Name: ADCFLT
Address: 0xFFFF0518
Default Value: 0x0007
Access: Read/write
Function: This 16-bit register controls the speed and resolution of the on-chip ADCs.
Note that if ADCFLT is modified, the current and voltage/temperature ADCs are reset.
Table 39. ADCFLT MMR Bit Designations
1
2
Bit
15
14
13 to 8
7
6 to 0
Due to limitations on the digital filter internal data path, there are some limitations on the combinations of the Sinc3 decimation factor (SF) and averaging factor (AF)
that can be used to generate a required ADC output rate. This restriction limits the minimum ADC update in normal power mode to 4 Hz or 1 Hz in lower power mode.
In low power mode and low power plus mode, the ADC is driven directly by the low power oscillator (131 kHz) and not 512 kHz. All f
by 4 (approximately).
Description
Chop enable.
Set by the user to enable system chopping of all active ADCs. When this bit is set, the ADC has very low offset errors and
drift, but the ADC output rate is reduced by a factor of three if AF = 0 (see Sinc3 decimation factor, Bits[6:0], in this table).
If AF > 0, then the ADC output update rate is the same with chop on or off. When chop is enabled, the settling time is two
output periods.
Running average.
Set by the user to enable a running-average-by-two function reducing ADC noise. This function is automatically enabled
when chopping is active. It is an optional feature when chopping is inactive, and if enabled (when chopping is inactive),
does not reduce the ADC output rate but does increase the settling time by one conversion period.
Cleared by the user to disable the running average function.
Averaging factor (AF). The values written to these bits are used to implement a programmable first-order Sinc3 postfilter.
The averaging factor can further reduce ADC noise at the expense of output rate, as described in Bits[6:0], Sinc3
decimation factor, in this table.
Sinc3 modify.
Set by the user to modify the standard Sinc3 frequency response to increase the filter stop-band rejection by
approximately 5 dB. This is achieved by inserting a second notch (NOTCH2) a f
location of the first notch in the response.
Sinc3 decimation factor (SF).
Sinc3 filter. The output rate from the Sinc3 filter is given by f
chop enable) = 0 and the averaging factor (AF) = 0. This is valid for all SF values ≤ 125.
For SF = 126, f
For SF = 127, f
For information on calculating the f
ADC
ADC
is forced to 60 Hz.
is forced to 50 Hz.
1
The value (SF) written in these bits controls the oversampling (decimation factor) of the
ADC
for SF (other than 126 and 127) and AF values, refer to Table 40.
Rev. C | Page 50 of 132
ADC
= (512,000/([SF + 1] × 64)) Hz
NOTCH2
= 1.333 × f
2
, when the chop bit (Bit 15,
NOTCH
ADC
calculations should be divided
, where f
NOTCH
is the