ADUC7036BCPZ-RL Analog Devices Inc, ADUC7036BCPZ-RL Datasheet - Page 66
![Flash 96k ARM7 Dual 16-Bit ADC LIN I.C.](/photos/6/50/65022/cp-48-8_sml.jpg)
ADUC7036BCPZ-RL
Manufacturer Part Number
ADUC7036BCPZ-RL
Description
Flash 96k ARM7 Dual 16-Bit ADC LIN I.C.
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC7xxxr
Datasheet
1.EVAL-ADUC7036QSPZ.pdf
(132 pages)
Specifications of ADUC7036BCPZ-RL
Core Processor
ARM7
Core Size
16/32-Bit
Speed
20.48MHz
Connectivity
LIN, SPI, UART/USART
Peripherals
PSM, Temp Sensor, WDT
Number Of I /o
9
Program Memory Size
96KB (96K x 8)
Program Memory Type
FLASH
Ram Size
6K x 8
Voltage - Supply (vcc/vdd)
3.5 V ~ 18 V
Data Converters
A/D 2x16b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 115°C
Package / Case
48-LFCSP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADUC7036BCPZ-RL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADuC7036
LOW POWER CLOCK CALIBRATION
The low power 131 kHz oscillator can be calibrated using either
the precision 131 kHz oscillator or an external 32.768 kHz watch
crystal. Two dedicated calibration counters and an oscillator
trim register are used to implement this feature.
The first counter (Counter 0) is nine bits wide and is clocked by
an accurate clock oscillator, either the precision oscillator or an
external watch crystal. The second counter (Counter 1) is 10 bits
wide and is clocked by the low power oscillator, either directly
at 131 kHz or through a divide-by-4 block generating 32.768 kHz.
The source for each calibration counter should be of the same
frequency. The trim register (OSC0TRM) is an 8-bit-wide register,
the lower four bits of which are user-accessible trim bits. Increasing
the value in OSC0TRM decreases the frequency of the low power
oscillator. Conversely, decreasing the value in OSC0TRM increases
the frequency. Based on a nominal frequency of 131 kHz, the
typical trim range is between 127 kHz and 135 kHz.
The clock calibration mode is configured and controlled by the
following MMRs:
•
•
•
•
•
A calibration routine flowchart is shown in Figure 31. User code
configures and enables the calibration sequence using OSC0CON.
When the OSC0VAL0 precision power oscillator calibration
counter reaches 0x1FF, both counters are disabled. User code
then reads back the value of the low power oscillator calibration
counter. There are three possible scenarios:
•
•
•
OSC0CON: control bits for calibration.
OSC0STA: calibration status register.
OSC0VAL0: 9-bit counter, Counter 0.
OSC0VAL1: 10-bit counter, Counter 1.
OSC0TRM: oscillator trim register.
OSC0VAL0 = OSC0VAL1. No further action is required.
OSC0VAL0 > OSC0VAL1. The low power oscillator is
running slow. OSC0TRM must be decreased.
OSC0VAL0 < OSC0VAL1. The low power oscillator is
running fast. OSC0TRM must be increased.
Rev. C | Page 66 of 132
When the value in OSC0TRM has been changed, the routine
should be run again, and the new frequency should be checked.
Using the internal precision 131 kHz oscillator requires approx-
imately 4 ms to execute the calibration routine. If the external
32.768 kHz crystal is used, the time increases to 16 ms.
Prior to the start of the clock calibration routine, the user must
switch to either the precision 131 kHz oscillator or the external
32.768 kHz watch crystal to serve as the PLL clock source. If this
is not done, the PLL may lose lock each time OSC0TRM is
modified, thereby increasing the time required to calibrate the
low power oscillator.
OSC0VAL0 < OSC0VAL1
INCREASE
OSC0TRM
Figure 31. OSC0TRM Calibration Routine
NO
OSC0VAL0 = OSC0VAL1
IS ERROR WITHIN
DESIRED LEVEL?
OSC0STA[0] = 1
CALIBRATION
CALIBRATION
ROUTINE
ROUTINE
BEGIN
WHILE
END
YES
OSC0VAL0 > OSC0VAL1
DECREASE
OSC0TRM