DSPIC33FJ256GP710A-H/PT Microchip Technology, DSPIC33FJ256GP710A-H/PT Datasheet - Page 333
![16 Bit MCU/DSP 100LD 40MIPS 256KB FLASH 100 TQFP 12x12x1mm TRAY](/photos/16/3/160366/tqfp-100_sml.jpg)
DSPIC33FJ256GP710A-H/PT
Manufacturer Part Number
DSPIC33FJ256GP710A-H/PT
Description
16 Bit MCU/DSP 100LD 40MIPS 256KB FLASH 100 TQFP 12x12x1mm TRAY
Manufacturer
Microchip Technology
Series
dsPIC™ 33Fr
Datasheet
1.DSPIC33FJ64GP206A-IMR.pdf
(338 pages)
Specifications of DSPIC33FJ256GP710A-H/PT
Core Processor
dsPIC
Core Size
16-Bit
Speed
40 MIPs
Connectivity
CAN, I²C, IrDA, LIN, SPI, UART/USART
Peripherals
AC'97, Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number Of I /o
85
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
30K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 32x10b/12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 140°C
Package / Case
100-TQFP
Processor Series
dsPIC33F
Core
dsPIC
Data Bus Width
16 bit
Interface Type
SPI, I2C, UART, JTAG
Number Of Programmable I/os
35
Operating Supply Voltage
3.3 V
Maximum Operating Temperature
+ 140 C
Mounting Style
SMD/SMT
Development Tools By Supplier
MPLAB IDE Software
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 13 Channel
A/d Bit Size
10 bit
A/d Channels Available
13
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSPIC33FJ256GP710A-H/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
POR and Long Oscillator Start-up Times............................ 89
PORTA
PORTB
PORTC
PORTD
PORTE
PORTF
PORTG
Power-Saving Features .................................................... 157
Program Address Space ..................................................... 41
Program Memory
R
Reader Response ............................................................. 336
Registers
2009 Microchip Technology Inc.
Register Map............................................................... 66
Register Map............................................................... 66
Register Map............................................................... 67
Register Map............................................................... 67
Register Map............................................................... 67
Register Map............................................................... 67
Register Map............................................................... 68
Clock Frequency and Switching................................ 157
Construction................................................................ 74
Data Access from Program Memory Using Program
Data Access from Program Memory Using Table Instruc-
Data Access from, Address Generation...................... 75
Memory Map ............................................................... 41
Table Read Instructions
Visibility Operation ...................................................... 77
Interrupt Vector ........................................................... 42
Organization................................................................ 42
Reset Vector ............................................................... 42
ADxCHS0 (ADCx Input Channel 0 Select................. 244
ADxCHS123 (ADCx Input Channel 1, 2, 3 Select) ... 243
ADxCON1 (ADCx Control 1)..................................... 238
ADxCON2 (ADCx Control 2)..................................... 240
ADxCON3 (ADCx Control 3)..................................... 241
ADxCON4 (ADCx Control 4)..................................... 242
ADxCSSH (ADCx Input Scan Select High)............... 245
ADxCSSL (ADCx Input Scan Select Low) ................ 245
ADxPCFGH (ADCx Port Configuration High) ........... 246
ADxPCFGL (ADCx Port Configuration Low)............. 246
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)........... 214
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)........... 215
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)......... 215
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer)....... 216
CiCFG1 (ECAN Baud Rate Configuration 1) ............ 212
CiCFG2 (ECAN Baud Rate Configuration 2) ............ 213
CiCTRL1 (ECAN Control 1) ...................................... 204
CiCTRL2 (ECAN Control 2) ...................................... 205
CiEC (ECAN Transmit/Receive Error Count)............ 211
CiFCTRL (ECAN FIFO Control)................................ 207
CiFEN1 (ECAN Acceptance Filter Enable) ............... 214
CiFIFO (ECAN FIFO Status)..................................... 208
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection)..... 218,
CiINTE (ECAN Interrupt Enable) .............................. 210
CiINTF (ECAN Interrupt Flag)................................... 209
CiRXFnEID (ECAN Acceptance Filter n Extended Identi-
CiRXFnSID (ECAN Acceptance Filter n Standard Identi-
Space Visibility.................................................... 77
tions .................................................................... 76
TBLRDH ............................................................. 76
TBLRDL .............................................................. 76
219
fier).................................................................... 217
dsPIC33FJXXXGPX06A/X08A/X10A
Preliminary
CiRXFUL1 (ECAN Receive Buffer Full 1)................. 221
CiRXFUL2 (ECAN Receive Buffer Full 2)................. 221
CiRXMnEID (ECAN Acceptance Filter Mask n Extended
CiRXMnSID (ECAN Acceptance Filter Mask n Standard
CiRXOVF1 (ECAN Receive Buffer Overflow 1)........ 222
CiRXOVF2 (ECAN Receive Buffer Overflow 2)........ 222
CiTRBnDLC (ECAN Buffer n Data Length Control).. 225
CiTRBnDm (ECAN Buffer n Data Field Byte m) ....... 225
CiTRBnEID (ECAN Buffer n Extended Identifier) ..... 224
CiTRBnSID (ECAN Buffer n Standard Identifier)...... 224
CiTRBnSTAT (ECAN Receive Buffer n Status)........ 226
CiTRmnCON (ECAN TX/RX Buffer m Control) ........ 223
CiVEC (ECAN Interrupt Code) ................................. 206
CLKDIV (Clock Divisor) ............................................ 152
CORCON (Core Control) ...................................... 34, 96
DCICON1 (DCI Control 1) ........................................ 229
DCICON2 (DCI Control 2) ........................................ 230
DCICON3 (DCI Control 3) ........................................ 231
DCISTAT (DCI Status) ............................................. 232
DMACS0 (DMA Controller Status 0) ........................ 143
DMACS1 (DMA Controller Status 1) ........................ 145
DMAxCNT (DMA Channel x Transfer Count) ........... 142
DMAxCON (DMA Channel x Control)....................... 139
DMAxPAD (DMA Channel x Peripheral Address) .... 142
DMAxREQ (DMA Channel x IRQ Select) ................. 140
DMAxSTA (DMA Channel x RAM Start Address A) . 141
DMAxSTB (DMA Channel x RAM Start Address B) . 141
DSADR (Most Recent DMA RAM Address) ............. 146
I2CxCON (I2Cx Control)........................................... 189
I2CxMSK (I2Cx Slave Mode Address Mask)............ 193
I2CxSTAT (I2Cx Status) ........................................... 191
ICxCON (Input Capture x Control)............................ 176
IEC0 (Interrupt Enable Control 0) ............................. 108
IEC1 (Interrupt Enable Control 1) ............................. 110
IEC2 (Interrupt Enable Control 2) ............................. 112
IEC3 (Interrupt Enable Control 3) ............................. 114
IEC4 (Interrupt Enable Control 4) ............................. 115
IFS0 (Interrupt Flag Status 0) ................................... 100
IFS1 (Interrupt Flag Status 1) ................................... 102
IFS2 (Interrupt Flag Status 2) ................................... 104
IFS3 (Interrupt Flag Status 3) ................................... 106
IFS4 (Interrupt Flag Status 4) ................................... 107
INTCON1 (Interrupt Control 1) ................................... 97
INTCON2 (Interrupt Control 2) ................................... 99
INTTREG Interrupt Control and Status Register ...... 134
IPC0 (Interrupt Priority Control 0) ............................. 116
IPC1 (Interrupt Priority Control 1) ............................. 117
IPC10 (Interrupt Priority Control 10) ......................... 126
IPC11 (Interrupt Priority Control 11) ......................... 127
IPC12 (Interrupt Priority Control 12) ......................... 128
IPC13 (Interrupt Priority Control 13) ......................... 129
IPC14 (Interrupt Priority Control 14) ......................... 130
IPC15 (Interrupt Priority Control 15) ......................... 131
IPC16 (Interrupt Priority Control 16) ......................... 132
IPC17 (Interrupt Priority Control 17) ......................... 133
IPC2 (Interrupt Priority Control 2) ............................. 118
IPC3 (Interrupt Priority Control 3) ............................. 119
IPC4 (Interrupt Priority Control 4) ............................. 120
IPC5 (Interrupt Priority Control 5) ............................. 121
IPC6 (Interrupt Priority Control 6) ............................. 122
IPC7 (Interrupt Priority Control 7) ............................. 123
IPC8 (Interrupt Priority Control 8) ............................. 124
fier) ................................................................... 217
Identifier) .......................................................... 220
Identifier) .......................................................... 220
DS70593B-page 333