STV2310D STMicroelectronics, STV2310D Datasheet - Page 32

Video ICs Digital Video Decodr

STV2310D

Manufacturer Part Number
STV2310D
Description
Video ICs Digital Video Decodr
Manufacturer
STMicroelectronics
Type
High Quality front end videor
Datasheet

Specifications of STV2310D

Maximum Operating Temperature
+ 70 C
Package / Case
TQFP-64
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STV2310D
Manufacturer:
KEC
Quantity:
2 694
Part Number:
STV2310D
Manufacturer:
ST
Quantity:
20 000
Part Number:
STV2310D$4R
Manufacturer:
ST
0
Part Number:
STV2310D$4R(STV2310-
Manufacturer:
ST
0
Part Number:
STV2310D$4R(STV2310-4)
Manufacturer:
ST
0
Part Number:
STV2310D$5R
Manufacturer:
SIGMATEL
Quantity:
20 000
Part Number:
STV2310D$5R
Manufacturer:
ST
0
Part Number:
STV2310D$5R
Manufacturer:
ST
Quantity:
20 000
Part Number:
STV2310D-4
Manufacturer:
ST
0
Part Number:
STV2310DPB-F
Quantity:
7 560
Functional Description
32/113
4.12.2.2 Hsync Output Pin Mode
4.12.2.3 FIELD Output Pin Mode
For all output standards, the Vsync output signal changes twice per frame. The Vsync signal (pin
34) can be generated at the output in one of two modes:
Note that the output standard depends on the input TV standard and the programmable Normal
Pixel or Square Pixel mode.
The VSYNC output mode is selected by the VSYNCTYPE bit in the
The V bit of the output flow always changes at the beginning of the line (in compliance with standard
ITU-R BT 656).
Non-Interlaced mode: When required, the STV2310 is able to interlace the output, even if the
source is non-interlaced (by default, the output Vsync follows the input Vsync).
The Hsync output pulse can shifted, this is in comparision with the embedded Hsync pulse.
The FIELD output pulse represents the parity of the field and toggles either with the embedded
FIELD pulse, or is synchronous with the Vsync pin, when set in analog interlaced mode. To toggle in
analog interlaced mode, the direct parity mode must be selected.
1 “Digital“ Vsync mode: The VSYNC signal always changes at the beginning of the line,
2 “Analog” Vsync mode: The VSYNC signal changes either at the beginning or the middle of the
depending on the output standard.
line, depending on the analog input signal.
for Output Standard 1: Start of line 4 and middle of line 266
for Output Standard 2: Start of line 1 and middle of line 313
for Output Standard 3: Start of line 1 and middle of line 313 (same as standard 2)
for Output Standard 4: Start of line 4 and middle of line 266
DDECCONT0
register.
STV2310

Related parts for STV2310D