XC5VLX50-1FFG676I Xilinx Inc, XC5VLX50-1FFG676I Datasheet - Page 148

• Manufacturer Part Number: XC5VLX50-1FFG676I
• Description: FPGA Virtex®-5 Family 46080 Cells 65nm (CMOS) Technology 1V 676-Pin FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 LXr

Specifications of XC5VLX50-1FFG676I

• Package: 676FCBGA
• Family Name: Virtex®-5
• Device Logic Units: 46080
• Typical Operating Supply Voltage: 1 V
• Maximum Number Of User I/os: 440
• Ram Bits: 1769472
• Number Of Logic Elements/cells: 46080
• Number Of Labs/clbs: 3600
• Total Ram Bits: 1769472
• Number Of I /o: 440
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 676-BBGA, FCBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Chapter 4: Block RAM
148
FIFO Almost Full/Empty Flag Offset Range
The offset ranges for Almost Empty and Almost Full are listed in
Table 4-18: FIFO Data Depth
Table 4-19: FIFO Almost Full/Empty Flag Offset Range
The Almost Full and Almost Empty offsets are usually set to a small value of less than 10
to provide a warning that the FIFO is about to reach its limits. Since the full capacity of any
FIFO is normally not critical, most applications use the ALMOST_FULL flag not only as a
warning but also as a signal to stop writing.
Notes:
1. ALMOST_EMPTY_OFFSET and ALMOST_FULL_OFFSET for any design must be less than the total
Notes:
1. For limitations under certain conditions, refer to
Multirate (Asynchronous) – EN_SYN=FALSE
Synchronous mode – EN_SYN=TRUE
FIFO18
FIFO depth.
FIFO18
x18
x36
x18
x36
x4
x9
x4
x9
x18
x36
Data Width
x4
x9
Data Width
FIFO36
x18
x36
x72
x18
x36
x72
x4
x9
x4
x9
FIFO36
x18
x36
x72
x4
x9
Min
www.xilinx.com
5
5
5
5
5
1
1
1
1
1
Standard
ALMOST_EMPTY_OFFSET
Block RAM
Memory
8192
4096
2048
1024
Max
8187
4091
2043
1019
8190
4094
2046
1022
512
507
510
Equation 4-1
Min
6
6
6
6
6
FWFT
Standard
(1)
8193
4097
2049
1025
513
8188
4092
2044
1020
Max
on
508
page
FIFO Capacity
146.
ALMOST_FULL_OFFSET
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Table
Min
4
4
4
4
4
1
1
1
1
1
4-19.
FWFT
8194
4098
2050
1026
514
Max
8187
4091
2043
1019
8190
4094
2046
1022
507
510