MT47H32M16BN-37E:D Micron Technology Inc, MT47H32M16BN-37E:D Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
MT47H32M16BN-37E:D
Manufacturer Part Number
MT47H32M16BN-37E:D
Description
Manufacturer
Micron Technology Inc
Type
DDR2 SDRAMr
Datasheet
1.MT47H32M16BN-37ED.pdf
(139 pages)
Specifications of MT47H32M16BN-37E:D
Organization
32Mx16
Density
512Mb
Address Bus
15b
Access Time (max)
500ps
Maximum Clock Rate
533MHz
Operating Supply Voltage (typ)
1.8V
Package Type
FBGA
Operating Temp Range
0C to 85C
Operating Supply Voltage (max)
1.9V
Operating Supply Voltage (min)
1.7V
Supply Current
205mA
Pin Count
84
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT47H32M16BN-37E:D
Manufacturer:
MICRON
Quantity:
489
Company:
Part Number:
MT47H32M16BN-37E:D
Manufacturer:
MICRON
Quantity:
319
Company:
Part Number:
MT47H32M16BN-37E:D TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Figure 5: 32 Meg x 16 Functional Block Diagram
PDF: 09005aef82f1e6e2
Rev. M 9/08 EN
BA0, BA1
A0–A12,
RAS#
CAS#
ODT
WE#
CKE
CK#
CS#
CK
15
Address
register
registers
Mode
Control
Logic
15
counter
Refresh
13
10
2
13
address
2
Row-
MUX
Column-
counter/
control
address
13
Bank
logic
latch
latch and
Address
decoder
Bank 0
row-
Bank 1
Bank 2
Bank 3
8
2
8,192
DM mask logic
(8,192 x 256 x 64)
Sense amplifiers
I/O gating
Column
decoder
16,384
Bank 0
Memory
Bank 1
array
(x64)
256
Bank 2
Bank 3
14
Internal
CK, CK#
COL0, COL1
64
64
64
Read
CK out
latch
drivers
Write
CK in
FIFO
and
Micron Technology, Inc. reserves the right to change products or specifications without notice.
16
16
16
16
Mask
Data
64
COL0, COL1
8
512Mb: x4, x8, x16 DDR2 SDRAM
MUX
generator
2
2
2
2
16
16
16
16
registers
DQS
Input
Data
16
2
2
2
16
16
16
16
Functional Block Diagrams
UDQS, UDQS#
LDQS, LDQS#
2
16
CK, CK#
4
DRVRS
2
DLL
4
RCVRS
© 2004 Micron Technology, Inc. All rights reserved.
sw1 sw2
sw1 sw2
sw1 sw2
sw1 sw2
R1
R1
R1
R1
R1
R1
ODT control
R2
R2
R2
R2
R2
R2
VssQ
sw3
sw3
sw3
sw3
R3
R3
R3
R3
R3
R3
VddQ
DQ0–DQ15
UDM, LDM
UDQS, UDQS#
LDQS, LDQS#