MT47H32M16BN-37E:D Micron Technology Inc, MT47H32M16BN-37E:D Datasheet - Page 91
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
MT47H32M16BN-37E:D
Manufacturer Part Number
MT47H32M16BN-37E:D
Description
Manufacturer
Micron Technology Inc
Type
DDR2 SDRAMr
Datasheet
1.MT47H32M16BN-37ED.pdf
(139 pages)
Specifications of MT47H32M16BN-37E:D
Organization
32Mx16
Density
512Mb
Address Bus
15b
Access Time (max)
500ps
Maximum Clock Rate
533MHz
Operating Supply Voltage (typ)
1.8V
Package Type
FBGA
Operating Temp Range
0C to 85C
Operating Supply Voltage (max)
1.9V
Operating Supply Voltage (min)
1.7V
Supply Current
205mA
Pin Count
84
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT47H32M16BN-37E:D
Manufacturer:
MICRON
Quantity:
489
Company:
Part Number:
MT47H32M16BN-37E:D
Manufacturer:
MICRON
Quantity:
319
Company:
Part Number:
MT47H32M16BN-37E:D TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Extended Mode Register 3 (EMR3)
Figure 44: EMR3 Definition
PDF: 09005aef82f1e6e2
Rev. M 9/08 EN
Notes:
The extended mode register 3 (EMR3) controls functions beyond those controlled by
the mode register. Currently all bits in EMR3 are reserved, as shown in Figure 44
(page 91). The EMR3 is programmed via the LM command and will retain the stored
information until it is programmed again or until the device loses power. Reprogram-
ming the EMR will not alter the contents of the memory array, provided it is performed
correctly.
EMR3 must be loaded when all banks are idle and no bursts are in progress, and the
controller must wait the specified time
tion. Violating either of these requirements could result in an unspecified operation.
E15
BA2
16
0
0
1
1
0
1. E16 (BA2) is only applicable for densities ≥1Gb, is reserved for future use, and must be
2. Mode bits (En) with corresponding address balls (An) greater than E12 (A12) are re-
1
E14
BA1
15
0
1
0
1
MRS
programmed to “0.”
served for future use and must be programmed to “0.”
BA0
14
Extended mode register (EMR2)
Extended mode register (EMR3)
Extended mode register (EMR)
0
n
An
Mode register (MR)
Mode Register Set
2
0
12
A12 A11
0
11
0
10
A10
0
9
A9
0
8
A8
0
7
A7 A6 A5 A4 A3
0
6
0
5
91
0
4
0
3
0
2
A2 A1 A0
0
Micron Technology, Inc. reserves the right to change products or specifications without notice.
t
1
MRD before initiating any subsequent opera-
Extended Mode Register 3 (EMR3)
0
0
512Mb: x4, x8, x16 DDR2 SDRAM
Address bus
Extended mode
register (Ex)
© 2004 Micron Technology, Inc. All rights reserved.