MT47H32M16BN-37E:D Micron Technology Inc, MT47H32M16BN-37E:D Datasheet - Page 59
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
MT47H32M16BN-37E:D
Manufacturer Part Number
MT47H32M16BN-37E:D
Description
Manufacturer
Micron Technology Inc
Type
DDR2 SDRAMr
Datasheet
1.MT47H32M16BN-37ED.pdf
(139 pages)
Specifications of MT47H32M16BN-37E:D
Organization
32Mx16
Density
512Mb
Address Bus
15b
Access Time (max)
500ps
Maximum Clock Rate
533MHz
Operating Supply Voltage (typ)
1.8V
Package Type
FBGA
Operating Temp Range
0C to 85C
Operating Supply Voltage (max)
1.9V
Operating Supply Voltage (min)
1.7V
Supply Current
205mA
Pin Count
84
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT47H32M16BN-37E:D
Manufacturer:
MICRON
Quantity:
489
Company:
Part Number:
MT47H32M16BN-37E:D
Manufacturer:
MICRON
Quantity:
319
Company:
Part Number:
MT47H32M16BN-37E:D TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Table 27: AC Input Test Conditions
PDF: 09005aef82f1e6e2
Rev. M 9/08 EN
Parameter
Input setup timing measurement reference level address
balls, bank address balls, CS#, RAS#, CAS#, WE#, ODT,
DM, UDM, LDM, and CKE
Input hold timing measurement reference level address
balls, bank address balls, CS#, RAS#, CAS#, WE#, ODT,
DM, UDM, LDM, and CKE
Input timing measurement reference level (single-
ended) DQS for x4, x8; UDQS, LDQS for x16
Input timing measurement reference level (differential)
CK, CK# for x4, x8, x16; DQS, DQS# for x4, x8; RDQS,
RDQS# for x8; UDQS, UDQS#, LDQS, LDQS# for x16
Notes:
1. All voltages referenced to Vss.
2. Input waveform setup timing (
3. See Input Slew Rate Derating (page 60).
4. The slew rate for single-ended inputs is measured from DC level to AC level, Vil(DC) to
5. Input waveform hold (
6. Input waveform setup timing (
7. Input waveform setup timing (
8. Input waveform timing is referenced to the crossing point level (Vix) of two input sig-
9. The slew rate for differentially ended inputs is measured from twice the DC level to
Vih(AC) level for a rising signal and Vil(AC) for a falling signal applied to the device un-
der test, as shown in Figure 34 (page 72).
Vih(AC) on the rising edge and Vil(AC) to Vih(DC) on the falling edge. For signals refer-
enced to Vref, the valid intersection is where the “tangent” line intersects Vref, as
shown in Figure 27 (page 63), Figure 29 (page 65), Figure 31 (page 70), and Fig-
ure 33 (page 71).
Vil(DC) level for a rising signal and Vih(DC) for a falling signal applied to the device un-
der test, as shown in Figure 34 (page 72).
referenced from the crossing of DQS, UDQS, or LDQS through the Vref level applied to
the device under test, as shown in Figure 36 (page 73).
is enabled is referenced from the cross-point of DQS/DQS#, UDQS/UDQS#, or LDQS/
LDQS#, as shown in Figure 35 (page 72).
nals (Vtr and Vcp) applied to the device under test, where Vtr is the true input signal
and Vcp is the complementary input signal, as shown in Figure 37 (page 73).
twice the AC level: 2 × Vil(DC) to 2 × Vih(AC) on the rising edge and 2 × Vil(AC) to 2 ×
Vih(DC) on the falling edge. For example, the CK/CK# would be –250mV to +500mV for
CK rising edge and would be +250mV to –500mV for CK falling edge.
t
IH
b
59
Vref(DC)
Symbol
) timing is referenced from the input signal crossing at the
Vrh
Vrd
Vrs
AC Overshoot/Undershoot Specification
t
t
t
IS
DS) and hold timing (
DS) and hold timing (
b
) is referenced from the input signal crossing at the
Micron Technology, Inc. reserves the right to change products or specifications without notice.
VddQ ×
512Mb: x4, x8, x16 DDR2 SDRAM
Min
0.49
See Note 2
See Note 5
Vix(AC)
VddQ ×
t
t
DH) for single-ended data strobe is
DH) when differential data strobe
Max
0.51
© 2004 Micron Technology, Inc. All rights reserved.
Units
V
V
1, 3, 7, 8, 9
1, 2, 3, 4
1, 3, 4, 5
1, 3, 4, 6
Notes