DSPB56364AF100 Freescale Semiconductor, DSPB56364AF100 Datasheet - Page 23

IC DSP 24BIT AUD 100MHZ 100-LQFP

DSPB56364AF100

Manufacturer Part Number
DSPB56364AF100
Description
IC DSP 24BIT AUD 100MHZ 100-LQFP
Manufacturer
Freescale Semiconductor
Series
Symphony™r
Type
Audio Processorr
Datasheet

Specifications of DSPB56364AF100

Interface
Host Interface, I²C, SAI, SPI
Clock Rate
100MHz
Non-volatile Memory
ROM (24 kB)
On-chip Ram
11.25kB
Voltage - I/o
3.30V
Voltage - Core
3.30V
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPB56364AF100
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
DSPB56364AF100
Manufacturer:
TI
Quantity:
996
Part Number:
DSPB56364AF100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSPB56364AF100
Manufacturer:
FREESCALE
Quantity:
20 000
3.9
Freescale Semiconductor
No.
10
13
14
15
16
17
18
19
20
8
9
Delay from
Required
Delay from asynchronous
external address output (internal reset deassertion)
Mode select setup time
Mode select hold time
Minimum edge-triggered interrupt request assertion width
Minimum edge-triggered interrupt request deassertion width
Delay from
memory access address out valid
Delay from
general-purpose transfer output valid caused by first
interrupt instruction execution
Delay from address output valid caused by first interrupt
instruction execute to interrupt request deassertion for level
sensitive fast interrupts
Delay from
for level sensitive fast interrupts
• Power on, external clock generator, PLL disabled
• Power on, external clock generator, PLL enabled
• Power on, internal oscillator
• During STOP, XTAL disabled (PCTL Bit 16 = 0)
• During STOP, XTAL enabled (PCTL Bit 16 = 1)
• During normal operation
• Minimum
• Maximum
• Caused by first interrupt instruction fetch
• Caused by first interrupt instruction execution
Reset, Stop, Mode Select, and Interrupt Timing
RESET
IRQA
RESET
IRQA
RD
assertion to interrupt request deassertion
,
,
IRQB
duration
IRQB
Table 3-7 Reset, Stop, Mode Select, and Interrupt Timing
assertion to all pins at reset value
Characteristics
6, 7
,
,
IRQD
RESET
IRQD
4
6, 7
,
,
NMI
NMI
deassertion to first
DSP56364 Technical Data, Rev. 4.1
assertion to external
assertion to
5
3
3.75 × T
3.25 × T
Reset, Stop, Mode Select, and Interrupt Timing
20.25 T
3.25 × T
4.25 × T
7.25 × T
Expression
10 × T
75000 × ET
75000 × ET
C
C
1000 × ET
50 × ET
+ WS × T
+ WS × T
2.5 × T
2.5 × T
C
C
C
C
C
+ 5.0
+ 7.50
+ 2.0
+ 2.0
+ 2.0
C
C
C
C
C
C
C
C
2
– 10.94
– 10.94
1
500.0
105.0
44.5
74.5
10.0
0.75
0.75
25.0
25.0
34.5
30.0
Min
0.0
6.6
6.6
211.5
Max
26.0
Unit
ms
ms
ns
ns
ns
μs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
3-7

Related parts for DSPB56364AF100