LAN9420I-NU SMSC, LAN9420I-NU Datasheet - Page 88

IC ETHERNET CTRLR SGL 128VTQFP

LAN9420I-NU

Manufacturer Part Number
LAN9420I-NU
Description
IC ETHERNET CTRLR SGL 128VTQFP
Manufacturer
SMSC
Type
Single Chip MAC and PHY Controllerr
Datasheets

Specifications of LAN9420I-NU

Controller Type
Ethernet Controller
Interface
PCI
Voltage - Supply
3 V ~ 3.6 V
Current - Supply
145mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
128-TQFP, 128-VQFP
Product
Ethernet Controllers
Number Of Transceivers
1
Standard Supported
802.3, 802.3u
Data Rate
10 MB, 100 MB
Supply Voltage (max)
3.6 V
Supply Voltage (min)
1.6 V
Maximum Operating Temperature
+ 85 C
Ethernet Connection Type
10/100 Base-T
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
638-1085

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9420I-NU
Manufacturer:
Standard
Quantity:
368
Part Number:
LAN9420I-NU
Manufacturer:
SMSC
Quantity:
7 468
Part Number:
LAN9420I-NU
Manufacturer:
Microchip Technology
Quantity:
10 000
Revision 1.4 (12-17-08)
4.2.2
31:16
BITS
11:7
6:4
15
14
13
12
3
2
1
0
RESERVED
Software Interrupt Enable (SW_INT_EN)
On a transition from low to high, this register bit triggers the software
interrupt.
RESERVED
Master Bus Error Interrupt Enable (MBERR_INT_EN)
When set high, the Master Bus Error is enabled to generate an interrupt.
Slave Bus Error Interrupt Enable (SBERR_INT_EN)
When set high, the Slave Bus Error is enabled to generate an interrupt.
RESERVED
GPIO [2:0] (GPIOx_INT_EN)
When set high the GPIOx are enabled as interrupt sources.
GP Timer Interrupt Enable (GPT_INT_EN)
When set high the General Purpose Timer is enabled as an interrupt
source.
PHY Interrupt Enable (PHY_INT_EN)
When set high, the PHY interrupt is enabled as an interrupt source.
Wake Event Interrupt Enable (WAKE_INT_EN)
When set high, wake event detection is enabled as an interrupt source.
RESERVED
Interrupt Control Register (INT_CTL)
Interrupts are enabled/disabled through this register. Refer to
page 28
Note: The DMAC interrupt (DMAC_INT) is enabled through the DCSR.
Offset:
for more information on the Interrupt Controller.
DESCRIPTION
00C4h
Single-Chip Ethernet Controller with HP Auto-MDIX Support and PCI Interface
DATASHEET
88
Size:
Section 3.3.1, "Interrupt Controller," on
32 bits
TYPE
SMSC LAN9420/LAN9420i
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RO
RO
RO
RO
DEFAULT
000b
Datasheet
0b
0b
0b
0b
0b
0b
-
-
-
-

Related parts for LAN9420I-NU