PIC18F2320-I/SO Microchip Technology Inc., PIC18F2320-I/SO Datasheet - Page 116

• Manufacturer Part Number: PIC18F2320-I/SO
• Description: Microcontroller; 8 KB Flash; 512 RAM; 256 EEPROM; 25 I/O; 28-Pin-SOIC
• Manufacturer: Microchip Technology Inc.

Specifications of PIC18F2320-I/SO

• A/d Inputs: 10-Channel, 10-Bit
• Comparators: 2
• Cpu Speed: 10 MIPS
• Eeprom Memory: 256 Bytes
• Input Output: 25
• Interface: I2C/SPI/USART
• Memory Type: Flash
• Number Of Bits: 8
• Package Type: 28-pin SOIC
• Programmable Memory: 8K Bytes
• Ram Size: 512 Bytes
• Speed: 20 MHz
• Timers: 1-8-bit, 3-16-bit
• Voltage, Range: 2-5.5 V
• Lead Free Status / Rohs Status: RoHS Compliant part Electrostatic Device

PIC18F2220/2320/4220/4320
10.6
In addition to its function as a general I/O port, PORTD
can also operate as an 8-bit wide Parallel Slave Port
(PSP) or microprocessor port. PSP operation is con-
trolled by the 4 upper bits of the TRISE register
(Register 10-1).
(TRISE<4>), enables PSP operation, as long as the
Enhanced CCP module is not operating in dual output
or quad output PWM mode. In Slave mode, the port is
asynchronously readable and writable by the external
world.
The PSP can directly interface to an 8-bit micro-
processor data bus. The external microprocessor can
read or write the PORTD latch as an 8-bit latch. Setting
the control bit, PSPMODE, enables the PORTE I/O
pins to become control inputs for the microprocessor
port. When set, port pin RE0 is the RD input, RE1 is the
WR input and RE2 is the CS (Chip Select) input. For
this functionality, the corresponding data direction bits
of the TRISE register (TRISE<2:0>) must be config-
ured as inputs (set). The A/D port configuration bits
PFCG3:PFCG0 (ADCON1<3:0>) must also be set to
‘1010’.
A write to the PSP occurs when both the CS and WR
lines are first detected low and ends when either are
detected high. The PSPIF and IBF flag bits are both set
when the write ends.
A read from the PSP occurs when both the CS and RD
lines are first detected low. The data in PORTD is read
out and the OBF bit is set. If the user writes new data
to PORTD to set OBF, the data is immediately read out;
however, the OBF bit is not set.
When either the CS or RD lines are detected high, the
PORTD pins return to the input state and the PSPIF bit is
set. User applications should wait for PSPIF to be set
before servicing the PSP; when this happens, the IBF and
OBF bits can be polled and the appropriate action taken.
DS39599C-page 114
Note:
Parallel Slave Port
The Parallel Slave Port is only available on
PIC18F4X20 devices.
Setting
control
bit,
PSPMODE
The timing for the control signals in Write and Read
modes is shown in Figure 10-16 and Figure 10-17,
respectively.
FIGURE 10-15:
Data Bus
Note:
Set Interrupt Flag
PSPIF (PIR1<7>)
WR LATD
or
WR PORTD
RD PORTD
RD LATD
I/O pins have diode protection to V
Data Latch
Q
D
One bit of PORTD
CK
EN
PORTD AND PORTE
BLOCK DIAGRAM
(PARALLEL SLAVE PORT)
EN
Q
 2003 Microchip Technology Inc.
D
Chip Select
Read
Write
TTL
DD
TTL
TTL
TTL
and V
PORTE Pins
SS
RDx pin
.
RD
CS
WR