VSC8641XKO Vitesse Semiconductor Corp, VSC8641XKO Datasheet - Page 29

• Manufacturer Part Number: VSC8641XKO
• Description: IC PHY 10/100/1000 100-LQFP
• Manufacturer: Vitesse Semiconductor Corp
• Type: PHY Transceiverr

Specifications of VSC8641XKO

• Number Of Drivers/receivers: 1/1
• Protocol: Gigabit Ethernet
• Voltage - Supply: 2.5V, 3.3V
• Mounting Type: Surface Mount
• Package / Case: 100-LQFP
• Case: TQFP
• Dc: 07+
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 907-1031

3.10.3
3.11
3.11.1
Figure 9.
Revision 4.3
August 2009
MDC
MDIO
Idle
Z
Z
Preamble
(optional)
1
0
In this state, the following functionality is provided:
•
•
After sending signal energy on the relevant media, the PHY returns to the low-power
state.
Normal Operating State
In this state, the PHY establishes a link with a link partner. When the media is
unplugged or the link partner is powered down, the PHY waits for the duration of the
programmable link status time-out timer, which is set using register bit 28.7 and
bit 28.2. It then enters the low-power state.
Serial Management Interface
The VSC8641 device includes an IEEE 802.3-compliant serial management interface
(SMI) that is affected by use of its MDC and MDIO pins. The SMI provides access to
device control and status registers. The register set that controls the SMI consists of 32
16-bit registers, including all required IEEE-specified registers. Also, there are
additional pages of registers accessible by means of device register 31.
For more information, see
The SMI is a synchronous serial interface with bidirectional data on the MDIO pin that is
clocked on the rising edge of the MDC pin. The interface can be clocked at a rate from
0 MHz to 25 MHz, depending upon the total load on MDIO. An external, 2 kΩ pull-up
resistor is required on the MDIO pin.
SMI Frames
Data is transferred over the SMI using 32-bit frames with an optional and arbitrary
length preamble. The following illustrations show the SMI frame format for the read
operation and write operation.
SMI Read Frame
SFD
1
SMI interface (MDC, MDIO, MDINT)
CLKOUT
1
Read
Station Manager Drives MDIO
0
A4 A3 A2 A1 A0 R4 R3 R2 R1 R0
PHY Address
Register Address
“Extended Page Registers,”
to PHY
Z
TA
0
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
page 58.
Register Data from PHY
PHY Drives MDIO
Functional Descriptions
VSC8641 Datasheet
Page 29
Z
Idle
Z