VSC8641XKO Vitesse Semiconductor Corp, VSC8641XKO Datasheet - Page 52

no-image

VSC8641XKO

Manufacturer Part Number
VSC8641XKO
Description
IC PHY 10/100/1000 100-LQFP
Manufacturer
Vitesse Semiconductor Corp
Type
PHY Transceiverr
Datasheets

Specifications of VSC8641XKO

Number Of Drivers/receivers
1/1
Protocol
Gigabit Ethernet
Voltage - Supply
2.5V, 3.3V
Mounting Type
Surface Mount
Package / Case
100-LQFP
Case
TQFP
Dc
07+
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
907-1031

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
VSC8641XKO
Manufacturer:
MICRON
Quantity:
120
Part Number:
VSC8641XKO
Manufacturer:
VITESSE45
Quantity:
1 390
Part Number:
VSC8641XKO
Manufacturer:
Vitesse Semiconductor Corporation
Quantity:
10 000
Part Number:
VSC8641XKO
Manufacturer:
VITESSE
Quantity:
20 000
Part Number:
VSC8641XKO-03
Manufacturer:
VITESSE
Quantity:
5 144
Part Number:
VSC8641XKO-03
Manufacturer:
VITESSE23
Quantity:
4 024
Company:
Part Number:
VSC8641XKO-03
Quantity:
30
4.2.18
Table 25.
4.2.19
Table 26.
Revision 4.3
August 2009
Disconnect Counter
The following table lists the readouts you can expect.
Disconnect Counter, Address 21 (0x15)
Extended Control and Status
The bits in register 22 provide additional device control and readouts. The following
table lists the settings available.
Extended Control and Status, Address 22 (0x16)
The following information applies to the extended control and status bits:
Bit
15:8
7:0
Bit
15
14
13
12
11:10
9
8
7
6
5:0
When bit 15 is set, the link integrity state machine is bypassed and the PHY is
forced into a link pass status.
Name
Reserved
Disconnect
counter
Name
Force 10BASE-T
link high
Jabber detect
disable
Disable 10BASE-T
echo
SQE disable mode
10BASE-T squelch
control
Reserved
EOF Error
10BASE-T
disconnect state
10BASE-T link
status
Reserved
Access
Access
R/W
R/W
R/W
R/W
R/W
RO
RO
RO
RO
RO
RO
Description
This is a self-clearing bit.
Counts the number of non-collision
packets with receive errors after the last
read. The PHY increments these bits
each time the Carrier Integrity Monitor
(CIM) enters the link unstable state. The
counter stops counting at 0FFh. This
register is cleared only when read or
upon a hardware or software reset.
Description
This is a sticky bit.
1 = Bypass link integrity test.
0 = Enable link integrity test.
This is a sticky bit.
1 = Disable jabber detect.
This is a sticky bit.
1 = Disable 10BASE-T echo.
1 = Disable SQE transmit.
This is a sticky bit.
00 = Normal squelch.
01 = Low squelch.
10 = High squelch.
11 = Reserved.
This bit is self-clearing.
1 = EOF error detected.
This bit is self-clearing.
1 = 10BASE-T link disconnect detected.
1 = 10BASE-T link active.
VSC8641 Datasheet
Configuration
00000000
00000000
Default
Default
Page 52
00
0
0
1
1
0
0
0

Related parts for VSC8641XKO