Z16M1720ASG1868 Zilog, Z16M1720ASG1868 Datasheet - Page 300
Z16M1720ASG1868
Manufacturer Part Number
Z16M1720ASG1868
Description
IC PCMCIA INTERFACE 100-VQFP
Manufacturer
Zilog
Datasheet
1.Z0847006PSG.pdf
(330 pages)
Specifications of Z16M1720ASG1868
Applications
*
Interface
*
Voltage - Supply
*
Package / Case
100-LQFP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 300 of 330
- Download datasheet (3Mb)
280
UM008101-0601
READY is High
READY is High when transmit buffer is full
WAIT
READY is Low when transmit buffer is empty
WAIT
< % 2 7 2 G T K R J G T C N U
7 U G T / C P W C N
is low when transmit buffer is full and
S10 data port is an selected
is floating when transmit buffer is empty WAIT
data. The Wait function is selected by setting D6 to 0. If this bit is 0, the
WAIT/READY output is in the open-drain state and goes Low when active.
Both the Wait and Ready functions can be used in either the Transmit or
Receive modes, but not both simultaneously. If D5 (Wait/Ready on Receive/
Transmit) is set to 1, the Wait/Ready function responds to the condition of
the receive buffer (empty or full). If D5 is set to 0, the Wait/Ready function
responds to the condition of the transmit buffer (empty or full).
The logic states of the WAIT/READY output, which are either active or
inactive, depend on the combination of modes selected. Table 18 summa-
rizes these combinations.
Table 18. Wait/Ready Functions
The WAIT output High-to-Low transition occurs at the delay time
tDIC(WR) after the I/O request. The Low-to-High transition occurs at the
delay tDHΦ(WR) at the falling edge of Φ. The READY output High-to-
Low transition occurs at the delay tDLΦ(WR) at the rising edge of Φ. The
READY output Low-to-High transition occurs at the delay tDIC(WR)
after IORQ falls.
The Ready function can occur when the Z80 SIO is not selected. When
the READY output becomes active Low, the DMA controller issues
and D6 = 1
and D5 = 0
If D7 = 0
If D7 = 0
WAIT
READY is High when receive buffer is empty
WAIT
READY is Low when receive buffer is full
and SID data port is selected
is floating
is Low when receive buffer is empty
is floating when receive buffer is full
and D6 = 0
and D5 = 1
Serial Input/Output
Related parts for Z16M1720ASG1868
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
PCMCIA Interface Solution
Manufacturer:
ZILOG [Zilog, Inc.]
Datasheet:
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet: