Z16M1720ASG1868 Zilog, Z16M1720ASG1868 Datasheet - Page 78

• Manufacturer Part Number: Z16M1720ASG1868
• Description: IC PCMCIA INTERFACE 100-VQFP
• Manufacturer: Zilog

Specifications of Z16M1720ASG1868

• Applications: *
• Interface: *
• Voltage - Supply: *
• Package / Case: 100-LQFP
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

UM008101-0601
<   % 2 7 2 G T K R J G T C N U
7 U G T / C P W C N
Auto Restart
Pulse Generation
Variable Cycle
Block transfers can be repeated automatically by the DMA. This function
causes the byte counter to be cleared and the address counters to be
reloaded with the contents of the starting-address registers.
The Auto Restart feature relieves the CPU of software overhead for repet-
itive operations such as CRT refresh and many others. Moreover, the CPU
can write different starting addresses into the buffer registers during
transfers in the Byte mode (or Burst mode when the Ready line is inactive
and the bus is released) causing the Auto Restart to begin at a new location.
External devices can keep track of how many bytes have been transferred
by using the DMA’s Pulse output, which provides a signal at 256-byte
intervals. The interval sequence may be offset at the beginning by 1 to
255 bytes.
The interrupt line carries the Pulse signal in a manner that prevents inter-
pretation by the Z80 CPU as an interrupt request, because the signal only
appears when the Bus Request and Bus Acknowledge lines are both
active. Under these conditions, the Z80 CPU does not monitor the
Interrupt (INT) line.
The Z80 DMA offers the unique feature of programmable operation-cycle
length. This is valuable in tailoring the DMA to the particular requirements
of various CPUs and other system components (fast or slow), and in maxi-
mizing the data-transfer rate. Also, it often eliminates external logic and
reduces CPU software overhead.
There are two aspects to the variable cycle feature. First, the entire read and
write cycles (periods) associated with the source and destination ports can
Direct Memory Access