Z16M1720ASG1868 Zilog, Z16M1720ASG1868 Datasheet - Page 308

• Manufacturer Part Number: Z16M1720ASG1868
• Description: IC PCMCIA INTERFACE 100-VQFP
• Manufacturer: Zilog

Specifications of Z16M1720ASG1868

• Applications: *
• Interface: *
• Voltage - Supply: *
• Package / Case: 100-LQFP
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

288
UM008101-0601
<   % 2 7 2 G T K R J G T C N U
7 U G T / C P W C N
Request To Send (D1)
This is the control bit for The RTS pin. When the RTS bit is set, the RTS
pin goes Low; when reset, RTS goes High. In the Asynchronous mode,
RTS goes High only after all the bits of the character are transmitted and
the transmitter buffer is empty. In Synchronous modes, the pin directly
follows the state of the bit.
CRC-16/SDLC (D2)
This bit selects the CRC polynomial used by both the transmitter and
receiver. When set, the CRC-16 polynomial (X
when reset, the SDLC polynomial (X
mode is selected, the CRC generator and checker are preset to 1s and a
special check sequence is used. The SDLC CRC polynomial must be
selected when the SDLC mode is selected. If the SDLC mode is not selected,
the CRC generator and checker are preset to 0s for both polynomials.
Transmit Enable (D3)
Data is not transmitted until this bit is set, and the Transmit Data output is
held marking. Data or sync characters in the process of being transmitted
are completely sent if this bit is reset after transmission is started. If the
transmitter is disabled during the transmission of a CRC character, sync, or
flag characters are sent instead of CRC.
Send Break (D4)
When set, this bit immediately forces the Transmit Data output to the
spacing condition, regardless of any data being transmitted. When reset,
TxD returns to marking.
16
+ X
12
+ X
16
+X
5
+ 1) is used. If the SDLC
15
+ X
Serial Input/Output
2
+ 1) is used;