DSPB56364FU100 Freescale Semiconductor, DSPB56364FU100 Datasheet - Page 25

• Manufacturer Part Number: DSPB56364FU100
• Manufacturer: Freescale Semiconductor

Specifications of DSPB56364FU100

• Device Core Size: 24b
• Format: Fixed Point
• Clock Freq (max): 100MHz
• Mips: 100
• Device Input Clock Speed: 100MHz
• Ram Size: 9KB
• Program Memory Size: 24KB
• Operating Supply Voltage (typ): 3.3V
• Operating Supply Voltage (min): 3.14V
• Operating Supply Voltage (max): 3.46V
• Operating Temp Range: -40C to 105C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 100
• Package Type: LQFP
• Lead Free Status / Rohs Status: Not Compliant

1
2
3
4
5
6
7
8
9. If PLL does not lose lock.
Freescale Semiconductor
V
Use expression to compute maximum value.
Periodically sampled and not 100% tested
For an external clock generator, RESET duration is measured during the time in which RESET is asserted, V
the EXTAL input is active and valid.
For internal oscillator, RESET duration is measured during the time in which RESET is asserted and V
timing reflects the crystal oscillator stabilization time after power-up. This number is affected both by the specifications of the
crystal and other components connected to the oscillator and reflects worst case conditions.
When the V
device circuitry will be in an uninitialized state that can result in significant power consumption and heat-up. Designs should
minimize this state to the shortest possible duration.
For an external clock generator, RESET duration is measured during the time in which RESET is asserted, V
the EXTAL input is active and valid.
For internal oscillator, RESET duration is measured during the time in which RESET is asserted and V
timing reflects the crystal oscillator stabilization time after power-up. This number is affected both by the specifications of the
crystal and other components connected to the oscillator and reflects worst case conditions.
When the V
device circuitry will be in an uninitialized state that can result in significant power consumption and heat-up. Designs should
minimize this state to the shortest possible duration.
When using fast interrupts and IRQA, IRQB, and IRQD are defined as level-sensitive, timings 19 through 21 apply to prevent
multiple interrupt service. To avoid these timing restrictions, the deasserted Edge-triggered mode is recommended when using
fast interrupts. Long interrupts are recommended when using Level-sensitive mode.
WS = number of wait states (measured in clock cycles, number of T
This timing depends on several settings:
For PLL disable, using internal oscillator (PLL Control Register (PCTL) Bit 16 = 0) and oscillator disabled during Stop (PCTL
Bit 17 = 0), a stabilization delay is required to assure the oscillator is stable before executing programs. In that case, resetting
the Stop delay (OMR Bit 6 = 0) will provide the proper delay. While it is possible to set OMR Bit 6 = 1, it is not recommended
and these specifications do not guarantee timings for that case.
For PLL disable, using internal oscillator (PCTL Bit 16 = 0) and oscillator enabled during Stop (PCTL Bit 17=1), no stabilization
delay is required and recovery time will be minimal (OMR Bit 6 setting is ignored).
For PLL disable, using external clock (PCTL Bit 16 = 1), no stabilization delay is required and recovery time will be defined by
the PCTL Bit 17 and OMR Bit 6 settings.
For PLL enable, if PCTL Bit 17 is 0, the PLL is shutdown during Stop. Recovering from Stop requires the PLL to get locked.
The PLL lock procedure duration, PLL Lock Cycles (PLC), may be in the range of 0 to 1000 cycles. This procedure occurs in
parallel with the stop delay counter, and stop recovery will end when the last of these two events occurs. The stop delay
counter completes count or PLL lock procedure completion.
PLC value for PLL disable is 0.
The maximum value for ET
MHz = 40 μs). During the stabilization period, T
as well.
No.
29
CC
= 3.3 V ± 0.16 V; T
Delay from
memory (DMA source) access address out valid
CC
CC
is valid, but the other “required RESET duration” conditions (as specified above) have not been yet met, the
is valid, but the other “required RESET duration” conditions (as specified above) have not been yet met, the
IRQA
Table 3-7 Reset, Stop, Mode Select, and Interrupt Timing
J
,
= 0°C to + 105°C, C
IRQB
C
Characteristics
is 4096 (maximum MF) divided by the desired internal frequency (i.e., for 100 MHz it is 4096/100
,
IRQD
,
NMI
DSP56364 Technical Data, Rev. 4.1
assertion to external
L
C
= 50 pF
, T
H,
and T
L
will not be constant, and their width may vary, so timing may vary
C
)
Reset, Stop, Mode Select, and Interrupt Timing
4.25 × T
Expression
C
+ 2.0
1
2
(continued)
CC
CC
44.0
Min
is valid. The specified
is valid. The specified
CC
CC
Max
—
is valid, and
is valid, and
Unit
ns
3-9