DSPB56364FU100 Freescale Semiconductor, DSPB56364FU100 Datasheet - Page 50

DSPB56364FU100

Manufacturer Part Number
DSPB56364FU100
Description
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of DSPB56364FU100

Device Core Size
24b
Format
Fixed Point
Clock Freq (max)
100MHz
Mips
100
Device Input Clock Speed
100MHz
Ram Size
9KB
Program Memory Size
24KB
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3.14V
Operating Supply Voltage (max)
3.46V
Operating Temp Range
-40C to 105C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
100
Package Type
LQFP
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPB56364FU100
Manufacturer:
MOTOLOLA
Quantity:
319
Part Number:
DSPB56364FU100
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
DSPB56364FU100-4J2
Manufacturer:
FREESCALE
Quantity:
20 000
External Memory Expansion Port (Port A)
3-34
1
2
3
4
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
No.
The number of wait states for out-of-page access is specified in the DCR.
The refresh period is specified in the DCR.
RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t
Either t
Column address valid to CAS assertion
CAS assertion to column address not valid
RAS assertion to column address not valid
Column address valid to RAS deassertion
WR deassertion to CAS assertion
CAS deassertion to WR
RAS deassertion to WR
CAS assertion to WR deassertion
RAS assertion to WR deassertion
WR assertion pulse width
WR assertion to RAS deassertion
WR assertion to CAS deassertion
Data valid to CAS assertion (write)
CAS assertion to data not valid (write)
RAS assertion to data not valid (write)
WR assertion to CAS assertion
CAS assertion to RAS assertion (refresh)
RAS deassertion to CAS assertion (refresh)
RD assertion to RAS deassertion
RD assertion to data valid
RD deassertion to data not valid
WR assertion to data active
WR deassertion to data high impedance
RCH
Table 3-16 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States
or t
RRH
must be satisfied for read cycles.
Characteristics
4
4
assertion
assertion
3
DSP56364 Technical Data, Rev. 4.1
3
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
WCH
WCR
WCS
t
RWL
CWL
ROH
ASC
CAH
t
RCS
RCH
RRH
t
t
DHR
CSR
RPC
t
t
RAL
WP
AR
DS
DH
GA
GZ
15.75 × T
14.25 × T
0.75 × T
6.25 × T
9.75 × T
1.75 × T
0.25 × T
15.5 × T
8.75 × T
6.25 × T
9.75 × T
4.75 × T
15.5 × T
0.75 × T
9.5 × T
9.5 × T
1.5 × T
14 × T
Expression
7 × T
5 × T
6 × T
0.25 × T
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
− 4.0
− 3.8
− 4.2
C
C
− 5.7
− 4.2
− 4.3
− 4.0
− 4.0
− 4.0
− 4.0
− 3.7
− 2.0
− 4.5
− 4.0
− 4.0
− 4.0
− 4.0
− 4.0
− 0.3
− 4.3
− 4.3
C
OFF
1, 2
and not t
(continued)
Freescale Semiconductor
150.5
151.0
153.2
138.2
58.5
93.5
66.0
46.2
13.8
55.8
90.8
83.5
58.5
93.5
90.7
11.0
43.5
Min
3.5
0.5
0.0
7.2
GZ
.
134.3
Max
2.5
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for DSPB56364FU100