PEF 24470 H V1.3 Infineon Technologies, PEF 24470 H V1.3 Datasheet - Page 114

no-image

PEF 24470 H V1.3

Manufacturer Part Number
PEF 24470 H V1.3
Description
IC MTSI-XL SWITCHING MQFP100
Manufacturer
Infineon Technologies
Series
SWITIr
Datasheet

Specifications of PEF 24470 H V1.3

Function
Switching IC
Interface
PCM, PLL
Number Of Circuits
1
Voltage - Supply
3.13 V ~ 3.47 V
Current - Supply
200mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-SQFP
Includes
Clock Shift, Data Rate Adaption, Multipoint Switching
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Power (watts)
-
Other names
PEF24470HV1.3X
SP000007617
PRELIMINARY
7.3
Microprocessor accesses of the SWITI are performed by an activation of the address
and CS.
– By driving the MODE16 pin ’low’ the user selects the 8-bit microprocessor interface,
– By driving the ALE pin ’high’ the user selects Intel/Infineon mode, by driving it ’low’ -
– In Intel/Infineon mode, a distinction is needed between working in multiplexed
7.3.1
In this mode driving RD ’low’ causes a read access, driving WR ’low’ causes a write
access.
In de-multiplexed bus configuration, ALE must be driven ‘high’.
Table 24
Parameter
Note: The read/write recovery time (t
Preliminary Data Sheet
Address setup time to WR or RD
RD pulse width
RD recovery time
Data output delay from RD active
Data float delay from RD inactive
WR pulse width
WR recovery time
Data setup time to WR x CS
Data hold time from WR x CS
by driving it ’high’ - the 16-bit microprocessor interface.
Motorola mode. The pin is sampled during the hardware reset process.
address/data bus mode and de-multiplexed address and data bus mode. In Motorola
mode, only de-multiplexed busses are used. By driving the ALE pin ’high’ during the
normal operation the user selects the de-multiplexed mode, a falling or rising edge
during the normal operation selects the multiplexed mode.
accesses to the microprocessor interface
Microprocessor Interface Timing
Infineon/Intel Timing in De-Multiplexed Mode
Infineon/Intel Timing in De-Multiplexed Mode
RI
105
and t
WI
) are required only for consecutive
Symbol Limit Values
t
t
t
t
t
t
t
t
t
AS
RR
RI
RD
DF
WW
WI
DW
WD
PEF 20450 / 20470 / 24470
(C
min
LOAD
120 ns
120 ns
15 ns
60 ns
40 ns
20 ns
10 ns
Timing Diagrams
= 50pF)
max
2001-11-20
60 ns
15 ns

Related parts for PEF 24470 H V1.3