AT90PWM81 Atmel Corporation, AT90PWM81 Datasheet - Page 130

no-image

AT90PWM81

Manufacturer Part Number
AT90PWM81
Description
Manufacturer
Atmel Corporation
Datasheet

Specifications of AT90PWM81

Flash (kbytes)
8 Kbytes
Pin Count
20
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
Hardware Qtouch Acquisition
No
Max I/o Pins
20
Ext Interrupts
3
Usb Speed
No
Usb Interface
No
Spi
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
11
Adc Resolution (bits)
10
Adc Speed (ksps)
125
Analog Comparators
3
Resistive Touch Screen
No
Dac Channels
1
Dac Resolution (bits)
10
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
0.25
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 125
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
1
Output Compare Channels
8
Input Capture Channels
1
Pwm Channels
6
32khz Rtc
No
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT90PWM81-16MF
Manufacturer:
Atmel
Quantity:
3 118
Part Number:
AT90PWM81-16MN
Manufacturer:
Atmel
Quantity:
2 446
Part Number:
AT90PWM81-16SF
Manufacturer:
Atmel
Quantity:
2 428
Part Number:
AT90PWM81-16SN
Manufacturer:
Atmel
Quantity:
1 500
12.20 Analog Synchronization
12.21 Interrupt Handling
130
AT90PWM81
PSC generates a signal to synchronize the sample and hold or the ADC start; synchronization is manda-
tory for measurements.
This signal can be selected between all falling or rising edge of PSCn0 or PSCn1 outputs as defined per
Table 12-11 on page 133
The signal can be shifted by a digital delay defined by the register PASDLY. The shifting clock can be
either Clkpsc or Clkpsc/4, as described per Bit 7, 6, 5– PASDLKn(2:0): Analog Synchronization Output
Delay or Input Blanking select .
Figure 12-40. Analog synchronization
As each PSC can be dedicated for one function, each PSC has its own interrupt system (vector ...)
List of interrupt sources:
• Counter reload (end of On Time 1)
• End of Enhanced Cycle
• PSC Input event (active edge or at the beginning of level configured event)
• PSC Mutual Synchronization Error
CLKPSCn/8
CLKPSCn/4
CLKPSCn/2
CLKPSCn
PASDLKn(2:0)
7
6
5
4
and
Table 12-12 on page
OCRnSA
match
OCRnRA
match
A Trig/Fault
Digital
Delay
PASDLYn
OCRnSB
match
134.
OCRnRB
match
B Trig/Fault
PASDLKn(2)
PSYNCn(1:0)
1
0
PSCnASY
7734P–AVR–08/10

Related parts for AT90PWM81