ATtiny26 Atmel Corporation, ATtiny26 Datasheet - Page 83
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATtiny26
Manufacturer Part Number
ATtiny26
Description
Manufacturer
Atmel Corporation
Specifications of ATtiny26
Flash (kbytes)
2 Kbytes
Pin Count
20
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
Hardware Qtouch Acquisition
No
Max I/o Pins
16
Ext Interrupts
11
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
11
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
0.12
Eeprom (bytes)
128
Self Program Memory
NO
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
3
Pwm Channels
4
32khz Rtc
No
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATTINY26
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny26-16MI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATtiny26-16MU
Manufacturer:
ATMEL
Quantity:
7 119
Part Number:
ATtiny26-16SC
Manufacturer:
MITEL
Quantity:
20 000
Part Number:
ATtiny26-16SI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny26-16SU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATtiny26-8PI
Manufacturer:
UTC
Quantity:
15
Company:
Part Number:
ATtiny26-8SI
Manufacturer:
INTEL
Quantity:
8
Company:
Part Number:
ATtiny26-8SU
Manufacturer:
ATMTLL
Quantity:
5 510
Company:
Part Number:
ATtiny26-8SU
Manufacturer:
SIEMENS
Quantity:
5 510
1477K–AVR–08/10
• Bit 5..4 – USIWM1..0: Wire Mode
These bits set the type of wire mode to be used. Basically only the function of the outputs are
affected by these bits. Data and clock inputs are not affected by the mode selected and will
always have the same function. The counter and Shift Register can therefore be clocked
externally, and data input sampled, even when outputs are disabled. The relations between
USIWM1..0 and the USI operation is summarized in Table 39.
When Two-wire mode is selected, the USISIF flag is set (to one) when a start condition is
detected. When output disable mode or Three-wire mode is selected and (USICSx = 0b11 &
USICLK = 0) or (USICS = 0b10 & USICLK = 0), any edge on the SCK pin sets the flag.
Table 39. Relations between USIWM1..0 and the USI Operation
Note:
USIWM1
0
0
1
1
1. The DI and SCK pins are renamed to Serial Data (SDA) and Serial Clock (SCL) respectively to
avoid confusion between the modes of operation.
USIWM0
0
1
0
1
Description
Outputs, clock hold, and start detector disabled. Port pins operates as
normal.
Three-wire mode. Uses DO, DI, and SCK pins.
The Data Output (DO) pin overrides the PORTB1 bit in the PORTB
Register in this mode. However, the corresponding DDRB1 bit still
controls the data direction. When the port pin is set as input
(DDRB1 = 0) the pins pull-up is controlled by the PORTB1 bit.
The Data Input (DI) and Serial Clock (SCK) pins do not affect the
normal port operation. When operating as master, clock pulses are
software generated by toggling the PORTB2 bit while DDRB2 is set to
output. The USITC bit in the USICR Register can be used for this
purpose.
Two-wire mode. Uses SDA (DI) and SCL (SCK) pins
The Serial Data (SDA) and the Serial Clock (SCL) pins are bi-
directional and uses open-collector output drives. The output drivers
are enabled by the DDRB0/2 bit in the DDRB Register.
When the output driver is enabled for the SDA pin, the output driver
will force the line SDA low if the output of the Shift Register or the
PORTB0 bit in the PORTB Register is zero. Otherwise the SDA line
will not be driven (i.e., it is released). When the SCL pin output driver is
enabled the SCL line will be forced low if the PORTB2 bit in the
PORTB Register is zero, or by the start detector. Otherwise the SCL
line will not be driven.
The SCL line is held low when a start detector detects a start condition
and the output is enabled. Clearing the start condition flag (USISIF)
releases the line. The SDA and SCL pin inputs is not affected by
enabling this mode. Pull-ups on the SDA and SCL port pin are
disabled in Two-wire mode.
Two-wire mode. Uses SDA and SCL pins.
Same operation as for the Two-wire mode described above, except
that the SCL line is also held low when a counter overflow occurs, and
is held low until the Counter Overflow Flag (USIOIF) is cleared.
(1)
.
83