STG3000X-RIVA128 STMicroelectronics, STG3000X-RIVA128 Datasheet - Page 47

• Manufacturer Part Number: STG3000X-RIVA128
• Description: 128-BIT 3D MULTIMEDIA ACCELERATOR
• Manufacturer: STMicroelectronics

128-BIT 3D MULTIMEDIA ACCELERATOR
9
BIOS and initialization code for the RIVA 128 is accessed from a 32KByte ROM. The RIVA 128 memory
bus interface signals FBD[15:0] and FBD[31:24] are used to address and access one of 64KBytes of data
respectively. The unique decode to the ROM device is provided by the ROMCS# chip select signal.
Figure 55. ROM interface
ROM interface timing specification
Figure 56. ROM interface timing diagram
BOOT ROM INTERFACE
WE# (FBD[17])
WE# (FBD[17])
OE# (FBD[16])
OE# (FBD[16])
FDB[31:24]
FDB[31:24]
RIVA 128
FDB[15:0]
FDB[15:0]
ROMCS#
ROMCS#
FBD[31:24]
FBD[15:0]
ROMCS#
ROM Read
ROM Write
FBD[17]
FBD[16]
t
BAS
t
BDBZ
t
BRV
t
BAS
t
BOS
t
BWDS
t
BWS
address
data
t
address
t
BRCS
BRCS
t
BOH
t
BWL
t
BDS
data
CS
A[15:0]
D[7:0]
WE
OE
t
BRH
t
t
BDH
BRCA
t
BWDH
t
t
BAH
BAH
t
BDZ
ROM
RIVA 128
47/77