STG3000X-RIVA128 STMicroelectronics, STG3000X-RIVA128 Datasheet - Page 63

• Manufacturer Part Number: STG3000X-RIVA128
• Description: 128-BIT 3D MULTIMEDIA ACCELERATOR
• Manufacturer: STMicroelectronics

128-BIT 3D MULTIMEDIA ACCELERATOR
APPENDIX
Descriptions of register contents include an indication if register fields are readable (R) or writable ( W ) and
the initial power-on or reset value of the field ( I ) . ‘-’ indicates not readable / writable, X indicates an inde-
terminate value, hence I = X indicates register or field not reset.
A
This section describes the 256 byte PCI configuration spaces as implemented by the RIVA 128. A single
PCI VGA device is defined by the RIVA 128 which decodes and acknowledges the first 256 bytes of the
configuration address space. The RIVA 128 does not respond (does not assert DEVSEL#) for functions
1- 7.
A.1 REGISTER DESCRIPTIONS FOR PCI CONFIGURATION SPACE
Byte offsets 0x03 - 0x00
Device Identification Register (0x03 - 0x02)
Vendor Identification Register (0x01 - 0x00)
PCI CONFIGURATION REGISTERS
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
31:16
Bits
Bits
15:0
0x03
Function
The DEVICE_ID_CHIP bits contain the chip number allocated by the manu-
facturer to identify the particular device.
= 0x0018
VENDOR_ID bits allocated by the PCI Special Interest Group to uniquely
identify the manufacturer of the device.
NVIDIA/SGS-THOMSON Vendor ID = 0x12D2 (4818)
Function
0x02
0x01
9
8
7
6
5
0x00
4
R - 0x0018
RIVA 128
3
R W I
R W I
R - X
2
63/77
1
0