ADSP-21061 Analog Devices, ADSP-21061 Datasheet - Page 26

no-image

ADSP-21061

Manufacturer Part Number
ADSP-21061
Description
ADSP-2106x SHARC DSP Microcomputer Family
Manufacturer
Analog Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADSP-21061KS-133
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21061KS-160
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21061KS-160
Manufacturer:
AD
Quantity:
206
Part Number:
ADSP-21061KS-160
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADSP-21061KS-200
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21061KS-200
Manufacturer:
AD
Quantity:
10
Part Number:
ADSP-21061L-KB-160
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADSP-21061L-KSZ-160
Manufacturer:
MURATA
Quantity:
20 000
Part Number:
ADSP-21061LKB-160
Manufacturer:
AD
Quantity:
5 510
Part Number:
ADSP-21061LKB-160
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
ADSP-21061LKS-160
Manufacturer:
AD
Quantity:
5 510
Part Number:
ADSP-21061LKS-160
Manufacturer:
3COM
Quantity:
5 510
Multiprocessor Bus Request and Host Bus Request
Use these specifications for passing of bus mastership between
multiprocessing ADSP-21061s (BRx) or a host processor
(HBR, HBG).
Parameter
Timing Requirements:
t
t
t
t
t
t
t
t
t
Switching Characteristics:
t
t
t
t
t
t
t
t
t
NOTES
1
2
3
4
ADSP-21061/ADSP-21061L
HBGRCSV
SHBRI
HHBRI
SHBGI
HHBGI
SBRI
HBRI
SRPBAI
HRPBAI
DHBGO
HHBGO
DBRO
HBRO
DCPAO
TRCPA
DRDYCS
TRDYHG
ARDYTR
For first asynchronous access after HBR and CS asserted, ADDR
Only required for recognition in the current cycle.
CPA assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.
(O/D) = open drain, (A/D) = active drive.
low. This is easily accomplished by driving an upper address signal high when HBG is asserted. See the Host Processor Control of the ADSP-2106x section in the
ADSP-2106x SHARC User’s Manual, Second Edition.
HBG Low to RD/WR/CS Valid
HBR Setup before CLKIN
HBR Hold before CLKIN
HBG Setup before CLKIN
HBG Hold before CLKIN High
BRx, CPA Setup before CLKIN
BRx, CPA Hold before CLKIN High
RPBA Setup before CLKIN
RPBA Hold before CLKIN
HBG Delay after CLKIN
HBG Hold after CLKIN
BRx Delay after CLKIN
BRx Hold after CLKIN
CPA Low Delay after CLKIN
CPA Disable after CLKIN
REDY (O/D) or (A/D) Low from
CS and HBR Low
REDY (O/D) Disable or REDY (A/D)
High from HBG
REDY (A/D) Disable from CS or
HBR High
4
4
4
2
2
1
3
31-0
Min
20 + 3DT/4
13 + DT/2
13 + DT/2
20 + 3DT/4
–2 – DT/8
–2 – DT/8
–2 – DT/8
44 + 27DT/16
must be a non-MMS value 1/2 t
ADSP-21061 (5 V)
Max
20+ 5DT/4
14 + 3DT/4
6 + DT/2
6 + DT/2
12 + 3DT/4
7 – DT/8
5.5 – DT/8
6.5 – DT/8
4.5 – DT/8
8
10
CK
before RD or WR goes low or by t
13 + DT/2
20 + 3DT/4
–2 – DT/8
–2 – DT/8
Min
20 + 3DT/4
13 + DT/2
–2 – DT/8
40 + 27DT/16
ADSP-21061L (3.3 V)
Max
20 + 5DT/4
14 + 3DT/4
6 + DT/2
6 + DT/2
12 + 3DT/4
7 – DT/8
5.5 – DT/8
8.5 – DT/8
4.5 – DT/8
12
10
HBGRCSV
after HBG goes
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for ADSP-21061