ACS8525T Semtech, ACS8525T Datasheet - Page 96

no-image

ACS8525T

Manufacturer Part Number
ACS8525T
Description
Line Card Protection Switch for SONET/SDH Systems
Manufacturer
Semtech
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ACS8525T
Manufacturer:
SEMTECH/美国升特
Quantity:
20 000
Address (hex):
Address (hex):
Revision 3.01/August 2005 © Semtech Corp.
ADVANCED COMMUNICATIONS
Register Name
ph_offset_ramp
Register Name
Bit No.
Bit No.
Bit 7
[6:4]
[3:0]
Bit 7
[7:3]
7
7C
7D
cnfg_sync_monitor
Description
ph_offset_ramp
Register bit to force an internal phase offset
calibration routine. See also Reg. 71,
Cnfg_Phase_Offset. The calibration routine puts the
device into Holdover while it internally ramps the
phase offset to zero, then resets all internal output
and feedback dividers, then ramps the phase offset
to the current value from Regs 70 and 71, and then
turns Holdover off. The routine is transparent to the
outside with no visible change in output phase
offset.
Sync_monitor_limit
An alternative to allowing the external Sync input to
synchronize the outputs, is to use the Sync monitor
block to alarm when the external Sync input does
not align with the output within a certain number of
input clock cycles. This register defines the limit in
UI of the selected SEC. If the external Sync does not
occur within this limit, then Sync alarm will be
raised, see Reg. 09 Bit 7.
Not used.
cnfg_interrupt
Description
Not used.
Bit 6
Bit 6
Sync_monitor_limit
Bit 5
Bit 5
Description
Description
Bit 4
Bit 4
FINAL
Page 96
(R/W) Register to configure the
external Sync input monitor. It
also has a bit to control the phase
offset automatic ramping feature.
(R/W) Register to configure
interrupt output.
Bit Value
Bit Value
Bit 3
Bit 3
000
001
010
011
100
101
110
111
0
1
-
-
Value Description
Phase offset automatically ramped on from old
value to new value when there is a change in Reg
70 or 71.
Start phase offset internal phase offset calibration
routine.
Sync alarm raised beyond ±1 UI.
Sync alarm raised beyond ±2 UI.
Sync alarm raised beyond ±3 UI.
Sync alarm raised beyond ±4 UI.
Sync alarm raised beyond ±5 UI.
Sync alarm raised beyond ±6 UI.
Sync alarm raised beyond ±7 UI.
Sync alarm raised beyond ±8 UI.
-
Interrupt
GPO_en
Value Description
-
Bit 2
Bit 2
Default Value
Default Value
Interrupt
tristate_en
ACS8525 LC/P
Bit 1
Bit 1
DATASHEET
www.semtech.com
0010 1011
0000 0010
Interrupt
int_polarity
Bit 0
Bit 0

Related parts for ACS8525T